インテルのみ表示可能 — GUID: mtr1422491996233
Ixiasoft
3.3.1. Project Creation
3.3.2. Design Entry
3.3.3. IP Status
3.3.4. Design Constraints
3.3.5. Synthesis
3.3.6. Design Implementation
3.3.7. Finalize Pinout
3.3.8. Viewing and Editing Design Placement
3.3.9. Static Timing Analysis
3.3.10. Generation of Device Programming Files
3.3.11. Power Analysis
3.3.12. Simulation
3.3.13. Hardware Verification
3.3.14. View Netlist
3.3.15. Design Optimization
3.3.16. Techniques to Improve Productivity
3.3.17. Cross-Probing in the インテル® Quartus® Primeプロ・エディション Software
4.2.1.2.1. Memory Mode
4.2.1.2.2. Clocking Mode
4.2.1.2.3. Write and Read Operation Triggering
4.2.1.2.4. Read-During-Write Operation at the Same Address
4.2.1.2.5. Error Correction Code (ECC)
4.2.1.2.6. Byte Enable
4.2.1.2.7. Address Clock Enable
4.2.1.2.8. Parity Bit Support
4.2.1.2.9. Memory Initialization
4.2.1.2.10. Output Synchronous Set/Reset
インテルのみ表示可能 — GUID: mtr1422491996233
Ixiasoft
6. Document Revision History for Intel® FPGA Design Flow for Xilinx* Users
Document Version | インテル® Quartus® Prime Version | Changes |
---|---|---|
2018.03.20 | 17.1.0 |
|
Date | Version | Changes |
---|---|---|
May 2015 | 2015.05.11 |
|
March 2013 | 7.0 |
|
November 2009 | 6.2 | Corrected set_max_delay constraint equivalents for OFFSET IN BEFORE and OFFSET OUTPUT AFTER UCF commands in Timing Constraints section. |
April 2009 | 6.2 | Added Appendix A: Design Example and Appendix B |
July 2008 | 6.0 | Revised and restructured content for software versions ISE 10.1 and Quartus II 8.0 |
June 2005 | 5.0 |
|
February 2004 | 4.0 |
|
January 2004 | 3.1 | Updated terminology |
October 2003 | 3.0 |
|
July 2003 | 2.0 |
|
November 2002 | 1.0 | Initial release. |