Chevin Technology is an Ethernet Software vendor and electronic engineering design consultancy founded in 2003. We are conveniently located at the Cambridge Science Park, UK. Chevin Technology delivers high performance, configurable Ethernet Software for high end FPGAs. Our goal is to provide reliable, hardware accelerator capabilities for high end FPGAs that are cost effective and straightforward to implement into client’s projects, using a minimum of FPGA resources. At Chevin Technology, we appreciate that each customer’s project requirements are unique, and offer configurable software that can be adapted to fulfil customer requirements. Our Ethernet Software is developed and comprehensively tested in-house, so we can offer valuable, expert knowledge and responsive engineering support to smooth the path for successful integration into client products. Chevin Technology’s Ethernet Software achieves high throughput and sustained data rates to maximize link utilization. The compact, ‘all logic’ architecture requires no CPU/SW, therefore reducing complexity, latency and energy consumption, while leaving maximum space for further design logic on customer FPGAs. Chevin Technology’s Ethernet IP also features our patent-pending Authentication Server, which provides further design flexibility and cost efficiency, as clients have the option of adding extra features as required throughout the design cycle. Client projects include scientific research, international defense; medical research, industrial imaging, data storage. Satisfied customers appreciate our flexible, cost efficient licensing terms, along with our expert design services and responsive engineering support. As well as specializing in providing reliable, high performance, Ethernet IP for FPGAs, Chevin Technology’s other key areas of expertise include: FPGA programming; embedded software; digital communications; imaging systems & displays; system integration, hardware and software; test development; signal processing.
オファリング
提供内容
ChevinID™ was designed by Chevin Technology using patented method (GB2609026) to add a further layer of protection to your Silicon supply chain by identifying malicious and accidental changes that can occur during the production process. ChevinID ™ authorizes and authenticates hardware and software functions, and establishes a secure root of trust, while allowing the selection, control and modification of features contained within encrypted envelopes of RTL netlists. ChevinID™ can be inserted into Silicon such as FPGA, ASIC, and SiP design with Chiplets.
提供内容
Chevin Technology’s HMAC-SHA256 cryptographic accelerator function is used to securely generate and verify message authentication codes. Message authentication is increasingly required by corporations, government organizations, and individuals to secure communications between sender and receiver. The HMAC – SHA256 authentication function is especially suited for cybersecurity, defense, and aerospace applications, and can be added to existing products, or designed into prototypes. Contact us for more information, or to discuss source code and netlist licensing options for Intel® FPGAs and ASICs.
提供内容
Chevin Technology の 10G/25G TCP/IP オフロードエンジンは、FPGA 合成可能なイーサネット TCP/IP サーバー / クライアントであり、シンプルで高速な全 RTL ソリューションです。TCP/IP オフロードエンジンは、FPGA 側でネットワーク管理のための追加リソースを最小限に抑えながら、TCP 対応アプリケーションを作成するための迅速なパスを提供します。AXI4-Lite ホスト・インターフェイスにより、TCP のレジスターと統計情報の制御ができるようになり、セッションごとにルーティング可能です。TCP オフロードエンジンは、高度な構成が可能で、データ交換、消費電力、レイテンシーを最適化できます。ソフトウェア・ドライバーを使用することで、DMA を使用したアプリケーションへのデータの送受信 (より高度なプロトコルの実装に有効)、ルーティングの制御と複数のアプリケーションへの TCP のロードバランスの管理、AXI4 Streaming と AXI4 MM 間の動的な切り替えを行うことができます。AXI4 Streaming およびメモリー・インターフェイスは、データを保存し、メモリーからストリーミングすることで、消費電力を最大 最大 2/3 に削減し、レイテンシーと複雑さも減少させます。AXI4-Stream 準拠のユーザー・インターフェイスは、フロー制御、セッション識別、ルーティング機能を提供し、インテル® Quartus® ソフトウェア / インテル® プラットフォーム・デザイナーなどのシステム開発および生産性向上ツールとのシームレスな統合を提供します。
提供内容
The UDP Protocol is a transport layer that runs on top of the Internet Protocol (IP) Layer and is used for connections where high sustained throughput is a priority and some data loss is expected, such as with video and audio streaming. Chevin Technology’s 10G & 25G UDP Ethernet IP core for FPGAs has low latency and bandwidth overhead, as it sends packets of data without confirming receipt. De-fragmentation is available as an option, so large UDP datagrams can be easily sent and received. The UDP IP core provides individual port numbers to differentiate between user requests, and receipt of data is verified using the checksum functionality. Chevin Technology’s 10G &25G UDP Ethernet IP core is configurable for Intel® & other FPGAs and simplifies integration by handling the complete Ethernet frame assembly. Chevin Technology’s UDP IP core is a mature IP core with proven success in customers’ projects. Reference designs are available for various boards to assist with integration and we offer our customers bespoke, expert engineering support packages to help meet their project goals. A simple AXI4 streaming interface is all that is required to start sending and receiving UDP datagrams, and only the user data payload is exchanged between the application and the UDP core. For a single port application the port number can be set to a constant, hard coded or software configurable. A multi-port application is supported by a single UDP IP core by using the TDEST sideband embedded in the streaming interface.
提供内容
The IEEE 802.3by compliant 10/25G MAC/PCS was designed in house at Chevin Technology, to provide an easy path to the integration of protocols such as TCP/IP and UDP protocols in your FPGA, whilst using minimal FPGA resources. The 10/25GMAC simplifies the synthesis of ultra-fast Duplex 25Gbit/s Ethernet for FPGAs. The 10/25GMAC IP core is a Low-Latency Ethernet MAC with a latency of 44.8ns in 2749 LUTs for 10Gbit/s and 20.5ns in 2680 LUTs for 25Gbit/s. When combined with the Low-Latency 10/25GPCS, the full packet round trip time for 10Gbit/s is ( MAC Input -> Wire -> MAC Output ) 153.8ns in 5153 LUTs; 25Gbit/s ( MAC Input -> Wire -> MAC Output ) is 128ns in 7930 LUTs.Chevin Technology offer a detailed user guide, expert support and design services to assist in the implementation of 10/25Gbit/s Ethernet connectivity in Intel® Agilex™ and other FPGAs. A reference design is available for technology partner Bittware’s IA-840F and IA-420F boards, as well as Alpha Data’s ADM-PCIE-8V3, ADM-PCE-9V3 boards. Flexible licensing terms are available with Chevin Technology IP cores, to allow for the unique requirements of each customers’ project. We understand that efficiency and reliability are crucial to our customers, and have created a powerful CRC32 checker & generator engine that checks the TX and RX data for errors, on a 64bit wide bus @ 390.625MHz.Latency of the 10/25GMAC can be reduced even further by the use of Cut-through mode; the first byte appears only 8 nanoseconds after arriving at 25GMII. Alternatively, the Store-and-Forward mode reduces application workload, as the 25GMAC drops all corrupt frames. The Frame Checksum verifies frame integrity; the CRC32 check result is available 8 nanoseconds after the final byte is received. The Deficit Idle Count optimizes the Inter Frame Gap (IFG) for absolute maximum Throughput and minimum Latency by maintaining an average IFG count.
提供内容
The TCP/IP (Transmission Control Protocol/ Internet Protocol) is an Ethernet IP stack for FPGAs that incorporates both the transport and internet layer protocols to deliver reliable, end to end network communications using the internet or on private networks. The TCP/ IP stack can be used with Chevin Technology’s 10G & 25G Ethernet IP cores for dependable, low-latency connectivity in any FPGA using a minimum of FPGA resources. Chevin Technology’s TCP/IP Offload Engine is an FPGA Synthesisable Ethernet TCP/IP server/client in a lean and fast, all-RTL solution. Chevin Technology’s TCP/IP offloads the TCP protocol using fast and efficient logic for checksum calculation. Valuable resources in your application are freed up by the TCP/IP which offloads the entire TCP stack onto FPGA logic. Using the FPGA to analyse packets instead of the CPU significantly increases data transfer time and consistently reduces jitter. The TCP/IP is easily integrated alongside other protocols to provide an easy path for the development of TCP enabled FPGA applications. Chevin Technology offer flexible licensing terms and engineering support packages to suit the requirements of each customer.