I3C-T: MIPI I3C Basic Target
このオファーについて
The I3C-T core implements a versatile MIPI® Improved Inter Integrated Circuit (I3C) Target controller core suitable for any I3C bus topology & compliant with the latest MIPI I3C-BasicSM specification.The highly featured target-only core communicates in Single Data Rate (SDR) mode, but can tolerate High Data Rate (HDR) traffic. It can coexist and communicate with legacy I2C devices, and it can optionally be configured to operate as such in an I3C or I2C bus. The I3C-T needs no firmware support to parse and execute the broadcast or direct Common Command Codes (CCCs) relevant to I3C Basic Targets. It can be assigned a Dynamic Address by the bus controller, or use its legacy I2C static address, it supports Hot Join and is capable of generating In-Band Interrupts when directed by the host to do so.Designed for easy integration, the I3C-T can operate in two different modes. Under normal mode, data from private I3C or legacy I2C write transfers are stored to a FIFO, and made available to the host via an APB subordinate interface. In a similar way, the host provides data to be used for private I3C or legacy I2C read transfers via the core’s APB subordinate interface. Alternatively, the core can operate in I3C-to-AHB bridging mode, where it autonomously converts private I3C or legacy I2C transfers to accesses on its AHB manager port using a simple yet configurable over-I3C protocol. Under the I3C-to-AHB bridging mode, the core needs no software assistance and provides the I3C-controller access to the local AHB bus, enabling remote monitoring, configuration, debug, or data exchange. The selection between normal and bridging operation modes is under software control via the core’s control register.The highly flexible core offers synthesis-time and run-time configuration options, which allow adapting its size and behavior to the application requirements. For example, the AHB-manager interface and the clock domains synchronizers can be removed at synthesis time to reduce the core’s silicon footprint. During run-time, the I3C private data and I2C traffic can be bridged to the core's AHB manager interface or transferred to and from the host via the core's APB subordinate interface. Also, parameters defining the CCCs processing (e.g. own-address, provisional ID, acknowledge for different type CCCs), the over-I3C protocol (i.e. number address bytes, max number of data bytes), and the AHB-manager port behavior (e.g AHB burst type & address wrapping) are all run-time configurable via the core’s registers.The I3C-T core adheres to the industry’s best coding and verification practices to ensure trouble-free implementation in ASIC or FPGA technologies. Technology mapping, constraining, and scan insertion are straight-forward, as the core contains no multi-cycle or false paths, and uses only rising-edge-triggered D-type flip-flops, no tri-states, an asynchronous reset line per clock domain, and clean clock domain crossing modules. Its reliability and low risk have been proven through rigorous verification and FPGA validation.The core is available in synthesizable Verilog format or as a targeted FPGA netlist, and its deliverables include everything required for successful implementation, including a system-Verilog test-bench, synthesis, and simulation scripts, and comprehensive documentation.
技術仕様
- カテゴリー:
- ソフトウェアと IP コア: FPGA 知的財産コア: インターフェイス・プロトコル: シリアル
- エンドカスタマーのタイプ:
-
中小企业
企业
其它
インテルのテクノロジーを含む
Stratix® V FPGA
インテル® Stratix® 10 FPGA & SoC FPGA
インテル® Agilex™ 9 FPGA & SoC FPGA
インテル® Agilex™ 7 FPGA & SoC FPGA
Arria® V FPGA & SoC FPGA
Cyclone® IV FPGA
Stratix® IV FPGA
Cyclone® V FPGA & SoC FPGA
インテル® Cyclone® 10 FPGA
Intel Agilex® 5 FPGA および SoC FPGA
リソース
CAST
技術的な問題の発生により、フォームを送信することができませんでした。しばらくしてから再度実行してください。ご不便をおかけすることをお詫び申し上げます。
CAST
reCAPTCHA により、現在のやり取りがボットと同様のものであると特定されました。ページを再読み込みするか、しばらくしてから再実行してください。
Founded in 1993, CAST continues to thrive as the longest-running — and most experienced — independent IP supplier. Our mission has been to provide proven, low-risk IP cores, under simple and flexible licensing terms, coupled with outstanding support. The years of work we have done to perfect IP reuse, improve IP quality standards, and refine sales and business practices yield a product line and a partner network that offer you a better IP experience, today and in the future. Proven, Low-Risk IP Our goal is to maximize IP benefits for our customers by delivering high-quality, easy-to-use, cost-effective solutions to real system development challenges. CAST quality standards are high, and all our IP undergoes rigorous verification and testing before it gets to you. We use industry-standard verification methodologies, develop and test prototypes, participate in industry collaboration plugfests, and more to ensure proper functioning and smooth integration. Our practices have been extensively tested and proven, as we have helped thousands of customers ship billions of units in hundreds of application areas. Simple, Flexible Licensing We help you get to work quickly, with fine-tuned project options and licensing terms that ensure smooth legal sign-off. Most CAST IP is available royalty-free, and is extremely cost-effective. Outstanding Support CAST IP comes with some of the best customer support in the industry. Our goal is to help make you successful, not just sell you IP, and we have the experience and resources to make that happen.
I3c-t: Mipi I3c Basic Target
次に情報リクエストが送信されました。 CAST