Verilog HDL: Unsigned Multiplier-Accumulator



This example describes an 8-bit unsigned multiplier-accumulator design with registered I/O ports and synchronous load in Verilog HDL. Synthesis tools are able to detect multiplier-accumulator designs in the HDL code and automatically infer the altmult_accum megafunction to provide optimal results.

Figure 1. Unsigned Multiply-accumulator top-level diagram.

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Intel® Design Example License Agreement.