Generate Other Files Dialog Box

You open this dialog box by clicking Generate Other Files on the Tools menu in the State Machine Editor.

Allows you to generate a design files from the state machine diagram. You can generate AHDL Include File (.inc) Definition,Block Symbol File (.bsf) Definition, Verilog HDL or VHDL Instantiation Template Files, and Component Declaration File (.cmp) Definition.