Performing a Gate-Level Functional Simulation with the Cadence Xcelium* Parallel Simulator Software

You can perform a gate-level functional simulation of a VHDL or Verilog HDL design that contains Intel-specific components with the Cadence Xcelium™ Parallel Simulator software:

To continue with the simulation flow, perform a simulation with the Xcelium™ Parallel Simulator software.