ZipAccel-D: GUNZIP/ZLIB/Inflate Data Decompression Core
このオファーについて
ZipAccel-D is a custom hardware implementation of a lossless data decompression engine that complies with the Inflate/Deflate, GZIP/GUNZIP, and ZLIB compression standards. The core features fast processing, with low latency and high throughput. On average the core outputs three bytes of decompressed data per clock cycle, providing over 3Gbps in most Intel® FPGA devices. Designers can scale the throughput further by instantiating the core multiple times to achieve throughput rates exceeding 100Gbps. The latency is in the order of a few tens of clock cycles for blocks coded with static Huffman tables, and typically less than 2,000 cycles for blocks encoded with dynamic Huffman tables. The decompression core has been designed for ease of use and integration. It operates on a standalone basis, off-loading the host CPU from the demanding task of data decompression. The core receives compressed input files and outputs decompressed files. No preprocessing of the compressed files is required, as the core parses the file headers, checks the input files for errors, and outputs the decompressed data payload. Featuring extensive error tracking and reporting errors, the core enables smooth system operation and error recovery, even in the presence of errors in the compressed input files. Furthermore, internal memories can optionally support Error Correction Codes (ECC) to simplify the achievement of Enterprise-Class reliability or functional safety requirements. The ZipAccel-D core is a microcode-free design developed for reuse in ASIC and FPGA implementations. Streaming data, optionally bridged to AMBA AXI4-stream, interfaces ease SoC integration. Technology mapping is straightforward, as the design is scan-ready, LINT-clean, microcode-free, and uses easily replaceable, generic memory models.
技術仕様
- カテゴリー:
- ソフトウェアと IP コア: FPGA 知的財産コア: プロセッサーと周辺機器: 周辺機器
- エンドカスタマーのタイプ:
-
中小規模のビジネス
その他
エンタープライズ
リソース
インテルのテクノロジーを含む
インテル® Stratix® 10 FPGA & SoC FPGA
Cyclone® V FPGA & SoC FPGA
インテル® Agilex™ 7 FPGA & SoC FPGA
Arria® V FPGA & SoC FPGA
Cyclone® IV FPGA
Stratix® IV FPGA
インテル® Cyclone® 10 FPGA
インテル® Arria® 10 FPGA & SoC FPGA
Stratix® V FPGA
CAST
技術的な問題の発生により、フォームを送信することができませんでした。しばらくしてから再度実行してください。ご不便をおかけすることをお詫び申し上げます。
CAST
reCAPTCHA により、現在のやり取りがボットと同様のものであると特定されました。ページを再読み込みするか、しばらくしてから再実行してください。
Founded in 1993, CAST continues to thrive as the longest-running — and most experienced — independent IP supplier. Our mission has been to provide proven, low-risk IP cores, under simple and flexible licensing terms, coupled with outstanding support. The years of work we have done to perfect IP reuse, improve IP quality standards, and refine sales and business practices yield a product line and a partner network that offer you a better IP experience, today and in the future. Proven, Low-Risk IP: Our goal is to maximize IP benefits for our customers by delivering high-quality, easy-to-use, cost-effective solutions to real system development challenges. CAST quality standards are high, and all our IP undergoes rigorous verification and testing before it gets to you. We use industry-standard verification methodologies, develop and test prototypes, participate in industry collaboration plugfests, and more to ensure proper functioning and smooth integration. Our practices have been extensively tested and proven, as we have helped thousands of customers ship billions of units in hundreds of application areas. Simple, Flexible Licensing: We help you get to work quickly, with fine-tuned project options and licensing terms that ensure smooth legal sign-off. Most CAST IP is available royalty-free, and is extremely cost-effective. Outstanding Support: CAST IP comes with some of the best customer support in the industry. Our goal is to help make you successful, not just sell you IP, and we have the experience and resources to make that happen.
Zipaccel-d: Gunzip/zlib/inflate Data Decompression Core
次に情報リクエストが送信されました。 CAST