



SmartVID Controller IP Core User Guide

UG-SVID
2017.05.08

Last updated for Quartus Prime Design Suite: 16.0

 [Subscribe](#)

 [Send Feedback](#)



Contents

1 SmartVID Controller Overview.....	3
2 SmartVID Controller Getting Started.....	4
2.1 Specifying Parameters and Options.....	4
2.2 SmartVID Controller Parameters.....	5
3 SmartVID Functional Description.....	6
3.1 SmartVID Controller Operation.....	7
4 SmartVID Controller Interface Signals.....	10
5 SmartVID Controller Control and Status Registers.....	12
5.1 VID Codes for Arria 10 Speed Grades.....	15
5.2 System Power-On.....	15
6 SmartVID Controller Reference Design.....	17
A SmartVID Controller IP Core User Guide Archives.....	19
B Document Revision History for SmartVID Controller User Guide.....	20



1 SmartVID Controller Overview

The SmartVID Controller IP core enables devices to operate at lower VCC while retaining the same performance level, reducing the overall power consumption.

The SmartVID computing algorithm uses the device speed grade information and targets the operating voltage through fuse values to determine the desired voltage identification (VID) code. The SmartVID Controller IP core then sends the VID code to an external voltage regulator on a parallel interface. For Industrial speed grade, the SmartVID controller takes in additional input from on-die temperature sensor to perform a temperature compensated voltage change operation.

Note: To use the SmartVID controller IP core, you need an Intel Arria® 10 device that supports VID operation. VID supported devices have a -V power option in the device code. Contact Intel to have access to these devices.

Item		Description
Release Information	Version	16.0
	Release	May 2016
IP Core Information	Core Features	<ul style="list-style-type: none"> Enables computation delay and computed VID code magnitude adjustment Lowers voltage according to the temperature obtained from the Temperature Sensor
	Device Family	Supports Arria 10 devices with -V power option.
	Design Tools	<ul style="list-style-type: none"> Quartus® Prime software for IP design instantiation and compilation Temperature Sensor IP core

Related Links

[SmartVID Controller IP Core User Guide Archives](#) on page 19

Provides a list of user guides for previous versions of the SmartVID Controller IP core.



2 SmartVID Controller Getting Started

The SmartVID Controller IP core is installed as part of the Quartus Prime installation process.

Related Links

- [Introduction to Intel FPGA IP Cores](#)
Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [Creating Version-Independent IP and Qsys Simulation Scripts](#)
Create simulation scripts that do not require manual updates for software or IP version upgrades.
- [Project Management Best Practices](#)
Guidelines for efficient management and portability of your project and IP files.

2.1 Specifying Parameters and Options

Follow these steps to specify the SmartVID controller parameters and options.

1. Create a Quartus Prime project using the **New Project Wizard** available from the File menu.
2. To enable the SmartVID operation, select an Arria 10 device with VID capability (with OPN -V).
Contact Intel to obtain access to the Arria 10 device with -V power option.
3. On the **Tools** menu, click **IP Catalog**.
4. Under **Installed IP**, double-click **Library > Low Power > SmartVID Controller IP**.
The parameter editor appears.
5. Specify a top-level name for your custom IP variation. This name identifies the IP core variation files in your project. If prompted, also specify the targeted Intel device family and output file HDL preference. Click **OK**.
6. Specify parameters and options in the SmartVID Controller parameter editor:
 - Specify parameters defining the IP core functionality and device-specific features.
 - Specify options for processing the IP core files in other EDA tools.
7. Click **Generate** to generate the IP core and supporting files, including simulation models.



8. Click **Close** when file generation completes.
9. Click **Finish**.
10. If you generate the SmartVID Controller instance in a Quartus Prime project, you are prompted to add Quartus Prime IP File (.qip) and Quartus Prime Simulation IP File (.sip) to the current Quartus Prime project.

2.2 SmartVID Controller Parameters

You can use the GUI parameters to configure the SmartVID Controller IP core.

Table 1. SmartVID Controller Parameters

The table below lists the options in the SmartVID Controller parameter editor.


Parameters	Value	Description
Device family	Arria 10	This IP core is available only for Arria 10 devices with -V power option.
Core Speed Grade	-3, -2, or -1	Select the core fabric speed grade of the FPGA. <i>Note:</i> If you select -1, the SmartVID feature will not be enabled.
Device Supports VID	Yes or No	Indicates if the device you selected supports the SmartVID feature.
Start operation	Yes or No	<ul style="list-style-type: none"> • Select Yes to allow the IP core to start operation after it is out of reset. The IP core will start operating immediately based on your settings. • Select No if you do not want the IP core to start operation until the configuration registers are fully programmed.
Enable SmartVID computation	Yes or No	Select No if you don't want to use the SmartVID feature.
Step size in VID code	5, 10 , 15, 20, 25, 30, 35, 40, 45, 50	Select the difference value (mV) between two consecutive VID codes.
Minimum time for VID code update	10 -1048	Select the duration that must elapse (ms) after the IP core reads the previous VID code and before it computes a new VID code.

Note: Advanced users can configure and read the status of the SmartVID Controller IP core through the control and status registers.

Related Links

[SmartVID Controller Control and Status Registers](#) on page 12

The SmartVID Controller control and status registers are meant for advanced users.



3 SmartVID Functional Description

The SmartVID Controller IP core connects to the other sub-systems in a device.

Figure 1. SmartVID Controller Block Diagram

The figure below shows a block diagram of the SmartVID Controller IP core.




Table 2. SmartVID Controller Interfaces

Interface	Description
Clock Reset	<ul style="list-style-type: none"> The SmartVID controller requires vid_clk at 125 MHz and jtag_core_clk at 25 MHz. Deassert vid_rst_b and vid_jtag_rst_b after vid_clk and jtag_core_clk have each toggled for at least 10 clock cycles. <p><i>Note:</i> The vid_jtag_rst_b vid_rst_b signals are independent of their respective clocks.</p>
JTAG	Uses the JTAG interface to retrieve the fuse value from the JTAG atom on an Arria 10 device.
Temperature Sensor	Uses the temperature sensor to sample the temperature code for the SmartVID controller operation.
Avalon Control and Status Register (CSR)	To change the control and status register values on the fly (for advance users).
Parallel/User Logic	To interface with the user logic.

Related Links

- [Temperature Sensor IP Core User Guide](#)
 Provides more information about the Temperature Sensor IP core.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

ISO
9001:2008
Registered




- [Temperature Value](#)
Provides more information about how to calculate the temperature value.
- [Power Management in Intel Arria 10 Devices](#)
Provides more information about the JTAG block in Arria 10 devices.

3.1 SmartVID Controller Operation

The SmartVID controller operation flow chart shows how the SmartVID controller operates.

Figure 2. SmartVID Controller Flow Chart



The following items describe the flowchart sequence.

- After the deassertion of the reset signal, the SmartVID controller waits for bit 0 of the CC1 register (VID_OP_START) to be 1.
- When VID_OP_START is 1, the SmartVID controller reads the fuse value.
- Then vidctl_vid_code_avail goes high indicating a new VID code is available.
- The user logic interface asserts vidctl_vid_ack indicating that the new VID code is read.



- If you turned off the SmartVID feature in the parameter editor, the IP core checks if the VID code is 0.9 V. If the VID code is less than 0.9 V, the IP core starts incrementing the VID code by x value until the default value 0×30 is achieved. Then it waits for the SmartVID feature to be enabled.

Note: x value is the value defined in **Step size in vid code** in the parameter editor or through the `VID_STEP_SIZE` register.

- If you turned on the SmartVID feature, the IP core checks if the device temperature grade is Extended (E) or Industrial. If the grade is E, the IP core decrements the VID code by x value which causes `vidctl_vid_code_avail` to go high.
- The user logic controller asserts `vidctl_vid_ack` so that new VID code can be computed. `vidctl_vid_ack` stays asserted until the VID code is updated. Every time, when a new VID code is computed, `vidctl_vid_code_avail` goes high. The VID code remains the same until the user logic controller asserts `vidctl_vid_ack`.



4 SmartVID Controller Interface Signals

The SmartVID Controller IP core uses the interface signals to connect with the other sub-systems in the Arria 10 device.

Table 3. Input and Output Signals for the SmartVID Controller IP Core

Signal	Direction	Description
vid_clk	Input	Must be 125 MHz. Most of the functional blocks in the IP core use this clock.
jtag_core_clk	Input	Must be 25 MHz. The fuse-read logic in the IP core uses this clock.
vid_rst_b	Input	An active-low reset synchronized to vid_clk domain.
vid_jtag_rst_b	Input	An active-low reset synchronized to jtag_core_clk domain.
vidctl_avmm_address[2:0]	Input	The Avalon-MM Master address for data transfer to/from SmartVID controller. This is a word address.
vidctl_avmm_read	Input	Read-transfer indication from the Avalon-MM Master to the SmartVID controller.
vidctl_avmm_readdata[31:0]	Output	Read data from SmartVID controller to Avalon-MM Master.
vidctl_avmm_write	Input	Write-transfer indication from the Avalon-MM Master to the SmartVID controller.
vidctl_avmm_writedata[31:0]	Input	Write data from the Avalon-MM Master to the SmartVID controller.
vidctl_vid_ack	Input	Acknowledge pulse of the vidctl_vid_code signal.
vidctl_temp[9:0]	Input	Connect this signal to the tempout port of the temperature sensor. This is the temperature code output from temperature sensor.
vidctl_eoc	Input	Connect this signal to the eoc port of the temperature sensor. This is the end of conversion signal from temperature sensor.
vidctl_tdocore	Input	Connect this signal to the tdocore port of the JTAG atom.
vidctl_ntrstcore	Output	Connect this signal to the ntrstcore port of the JTAG atom.
vidctl_tckcore	Output	Connect this signal to the tckcore port of the JTAG atom.
vidctl_corectl_jtag	Output	Connect this signal to the corectl port of the JTAG atom. Dynamic FPGA core firewall enable.
vidctl_tmscore	Output	Connect this signal to the tmscore port of the JTAG atom.
vidctl_tdicore	Output	Connect this signal to the tdicore port of the JTAG atom.

continued...

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

ISO
9001:2008
Registered

4 SmartVID Controller Interface Signals



Signal	Direction	Description
vidctl_temp_sense_enable	Output	Connect this signal to the <code>corectl</code> port of the temperature sensor. This is a core enable signal from the core to the temperature sensor.
vidctl_temp_sense_reset	Output	Connect this signal to the <code>reset</code> port of the temperature sensor. This is the reset signal from the core to the temperature sensor.
vidctl_vid_code_avail	Output	When asserted, <code>vidctl_vid_code</code> is valid.
vidctl_avs_status	Output	When asserted, it indicates that the SmartVID feature is enabled.
vidctl_vid_code[5:0]	Output	6-bit VID code from the SmartVID controller.
vidctl_temp_code[9:0]	Output	10-bit temperature code from the SmartVID controller.
vidctl_temp_code_valid	Output	When asserted, the <code>vidctl_temp_code</code> value is valid.



5 SmartVID Controller Control and Status Registers

The SmartVID Controller control and status registers are meant for advanced users.

The SmartVID Controller IP core uses the Avalon Memory-Mapped (Avalon-MM) interface for read and write operations in a memory-mapped system. The 32-bit non-bursting Avalon-MM slave interface allows upstream to access internal control and status registers.

The SmartVID Controller IP supports a basic one clock cycle transaction bus. Avalon-MM slave interface does not support byte enable access. Avalon-MM slave read and write data width is 32 bits (DWORD access).

Note: The control data is read once at the start of each frame and is buffered inside the IP core, so the registers can be safely updated during the processing of a frame.

Table 4. SmartVID Controller Control and Status Register Map

The table below lists the control and status registers for the SmartVID Controller IP core.

Address Offset	Register	Description
0x0	Capabilities and Control 1 (CC1)	Configures the capabilities of the SmartVID feature.
0x1	Capabilities and Control 2 (CC2)	
0x2	Capabilities and Control 3 (CC3)	
0x3	VID Fuse1 (VF1)	Stores VID fuse values [31:0]
0x4	VID Fuse2 (VF2)	Stores VID fuse values [63:32]
0x5	Temperature and Computed VID Codes (TCVC)	Stores a sampled temperature code, and a computed VID code.

Table 5. Capabilities and Control 1 (CC1) Register

Address	Register	RO/RW	Description
31:2	Reserved	RO	This register is reserved for future use.
1	Temperature Sensor Enable	RW	A policy bit that governs whether the temperature sensor of the Arria 10 device is enabled in user mode. <ul style="list-style-type: none"> 0: Temperature sensor is disabled. 1: Temperature sensor is enabled (default).

continued...



Address	Register	RO/RW	Description
			<i>Note:</i> The temperature codes from the temperature sensor are also used by other Arria 10 sub-systems. Clear this bit only if enabling the temperature sensor may cause unexpected issues to the Arria 10 device.
0	SmartVID Controller Start Operations (VID_OP_START)	RW	A policy bit that determines whether the IP core can start operating when it is out of reset. <i>Note:</i> Set this to 1 only after programming all other configuration registers for this IP core.

Table 6. Capabilities and Control 2 (CC2) Register

Address	Register	RO/RW	Description
31:27	Reserved	RO	This register is reserved for future use.
26:21	VID Step Size (VID_STEP)	RW	These bits determine the final adjustment magnitude of the computed VID code at the end of each computation, if applicable. Each step represents a 5 mV change.
20:1	VID Computation Delay (VID_COMPUTE_DELAY)	RW	These bits represent the duration that must elapse (in μ s) before a new VID code is computed. The legal range for the delay is 10 ms to 1048 ms. Ensure that this computation delay is longer than the time required for the following tasks: <ul style="list-style-type: none"> The time the user logic or controller takes to complete receiving the VID value, including the retry upon error. The time the voltage regulator takes to reach the voltage represented by the VID value. <i>Note:</i> For optimum system considerations, you are recommended to program this computation delay to 10 ms, 100 ms, or 1 second interval, instead of at μ s range. For example, 10 ms (10,000 μ s) = 00000010011100010000 (2710h).
0	Dynamic SmartVID Feature Control (DYN_AVS_CONTROL)	RW	This bit dynamically enables or disables the SmartVID feature. <ul style="list-style-type: none"> 0: SmartVID feature is disabled. 1: SmartVID feature is enabled (default). <i>Note:</i> The SmartVID logic in the IP core is only enabled when CC2[0], CC3[3], CC3[16], and VF1[4] bits are 1.

Table 7. Capabilities and Control 3 (CC3) Register

Address	Register	RO/RW	Description
31:17	Reserved	RO	This register is reserved for future use.
16	Device Supports SmartVID Feature (DEVICE_SUPPORTS_AVS)	RO	This policy bit determines if the SmartVID feature can be enabled. <ul style="list-style-type: none"> 0: SmartVID feature is not supported. 1: SmartVID feature is supported.
15:10	Live VID Code (VID_DEFAULT)	RO	This bit indicates the live VID code produced by the SmartVID Controller IP core. This live code may be in either static mode or SmartVID mode.
9:4	Default VID Value (VID_DEFAULT)	RO	These bits indicate the default VID value.
3	SmartVID Feature Enable (AVS_ENABLE)	RO	This policy bit determines if the SmartVID feature can be enabled.
2:1	Core Speed Grade (CORE_SPEED_GRADE)	RO	These bits indicate the core fabric speed grade of the FPGA device.
			<i>continued...</i>



Address	Register	RO/RW	Description	
			Bits	Speed Grade
			00	-3
			11	-2
			10	-1
			01	Reserved
0	Reserved	RO	This register is reserved for future use.	

Table 8. VID Fuse1 (VF1) Register

Address	Register	RO/RW	Description
31	Reserved	RO	This register is reserved for future use.
30	VID Fuses Valid	RO	This bit indicates whether the non-reserved fields of this register have valid values or not. <ul style="list-style-type: none"> 0: Values of non-reserved fields of this register are invalid. 1: Values of non-reserved fields of this register are valid.
29:24	VID for -1 Core Speed Grade	RO	These bits are mapped to the retrieved VID Fuse[29:24], which represent the VID code for -1 core speed grade. Refer to VID Codes for Arria 10 Speed Grades on page 15.
23:22	Reserved	RO	This register is reserved for future use.
21:16	VID for -2 Core Speed Grade	RO	These bits are mapped to the retrieved VID Fuse[21:16], which represent the VID code for -2 core speed grade. Refer to VID Codes for Arria 10 Speed Grades on page 15.
15:14	Reserved	RO	This register is reserved for future use.
13:8	VID for -3 Core Speed Grade	RO	These bits are mapped to the retrieved VID Fuse[13:8], which represent the VID code for -3 core speed grade. Refer to VID Codes for Arria 10 Speed Grades on page 15.
7:5	Reserved	RO	This register is reserved for future use.
4	SmartVID Feature Enable Via Fuse	RO	This bit is mapped to the retrieved VID Fuse[4], which determines if the SmartVID feature of the IP core can be supported. <ul style="list-style-type: none"> 0: SmartVID feature is not supported. 1: SmartVID feature is supported.
3:0	Reserved	RO	This register is reserved for future use.

Table 9. Temperature and Computed VID Codes (TCVC) Register

Address	Register	RO/RW	Description
31:28	Reserved	RO	This register is reserved for future use.
27	SmartVID Status	RO	This bit indicates the operating state of the SmartVID feature in the . <ul style="list-style-type: none"> 0: SmartVID logic is deactivated. 1: SmartVID logic is active.
26:17	Temperature Used In SmartVID Computation	RO	These bits capture the temperature code used in the latest computed VID code when SmartVID logic is active. This information is intended for correlation and debugging purposes. <p><i>Note:</i> These bits are set to 0 if CC1[1] and CC1[2] bits are 0 and the SmartVID logic is deactivated.</p>
<i>continued...</i>			



Address	Register	RO/RW	Description
16	Temperature Code Valid	RO	This bit indicates whether TCVC[9:0] has a valid temperature code. <ul style="list-style-type: none"> 0: TCVC[9:0] value is invalid. 1: TCVC[9:0] value is valid. <i>Note:</i> This bit is set to 0 if CC1[1] is 0.
15:10	Latest Computed VID Code in SmartVID mode	RO	These bits indicate the latest computed VID code when SmartVID logic is active. When SmartVID logic is deactivated, these bits will be set to 0.
9:0	Temperature Code	RO	These bits indicate the periodically sampled temperature code output by the temperature sensor. <i>Note:</i> These bits are set to 0 if CC1[1] is 0.

5.1 VID Codes for Arria 10 Speed Grades

You can derive the VID codes for the different speed grades using this formula:

$$\text{Voltage} = (\text{VID Code} - 28) \times 0.005\text{V} + 0.8\text{V}$$

Table 10. Example VID Codes for Arria 10 Speed Grades


VID Code (Binary)	Voltage (V)
011100	0.800
011101	0.805
011110	0.810
...	...
101111	0.895
110000	0.900
110001	0.905
...	...
111101	0.965
111110	0.970
111111	0.975

5.2 System Power-On

The figure shows the state of operation of the SmartVID Controller IP core during system power-on with the relevant Arria 10 sub-systems.



Figure 3. Operation Behavior



When the $CC1[0]$ register is 1, the IP core initiates VID fuse-read. The SmartVID Controller IP core then switches to SmartVID mode when the following conditions are met:


- SmartVID logic enabled.
- The external controller reads out the default VID value and asserts `vidctl_vid_ack`.
- The duration specified in the $CC2[20:1]$ register elapses.

6 SmartVID Controller Reference Design

The SmartVID Controller reference design provides you an overview of the SmartVID controller system.

Figure 4. SmartVID Controller System with Arria 10 Device

The figure below shows the system-level block diagram of the SmartVID controller with the interfacing sub-systems within an Arria 10 device.



The SmartVID controller reference design contains the following components:

- Reset synchronizer
- Voltage regulator
 - Designed to remap the VID code from the SmartVID controller IP core to the corresponding voltage code of the targeted voltage regulator.
- Temperature sensor
- JTAG block
- IOPLL
 - The reference design uses an IOPLL to generate the required 125 MHz and 25 MHz clocks. These clocks can also be supplied by a customer design if the reference design is used as a template to add the SmartVID feature.

Related Links

[SmartVID Controller Reference Design](#)




Click to download the design file.



A SmartVID Controller IP Core User Guide Archives

If an IP core version is not listed, the user guide for the previous IP core version applies.

IP Core Version	User Guide
15.1	SmartVID Controller IP Core User Guide
15.0	SmartVID Controller IP Core User Guide
14.1	SmartVID Controller IP Core User Guide



B Document Revision History for SmartVID Controller User Guide

Date	Version	Changes
May 2017	2017.05.08	Rebranded as Intel.
May 2016	2016.05.02	<ul style="list-style-type: none"> • Added new GUI parameters: <ul style="list-style-type: none"> – Start operation – Step size in VID code – Minimum time for VID code update • Changed Enable AVS feature to Enable SmartVID computation to avoid confusion. • Changed the term <i>AVS</i> to <i>SmartVID</i>. • Updated the <i>SmartVID Controller System with Arria 10 Device</i> block diagram with signal names. • Added links to archived versions of the <i>SmartVID Controller IP Core User Guide</i>.
December 2015	2015.12.14	<ul style="list-style-type: none"> • Added information about how to obtain the password for the device code. • Added detailed description about the SmartVID controller block diagram. • Added a flow chart and detailed description of how the SmartVID controller operates. • Updated the configuration registers. These registers are meant for advanced users. • Provided link to SmartVID controller reference design.
May 2015	2015.05.04	Updated the legal range for the VID Computation Delay (VID_COMPUTE_DELAY) register from 1 ms–1 second to 10 ms–1 second.
December 2014	2014.12.15	Initial release.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

ISO
9001:2008
Registered