



# SDI II Intel® Stratix 10 FPGA IP Design Example User Guide

Updated for Intel® Quartus® Prime Design Suite: **20.3**

IP Version: **19.1.1**



[Subscribe](#)

[Send Feedback](#)

**UG-20111 | 2020.10.05**

Latest document on the web: [PDF](#) | [HTML](#)



## Contents

---

<b>1. IP Design Example Quick Start Guide.....</b>	<b>3</b>
1.1. Directory Structure.....	3
1.2. Hardware and Software Requirements.....	7
1.3. Generating the Design.....	7
1.4. Simulating the Design.....	8
1.5. Compiling and Testing the Design .....	9
1.5.1. Connection and Settings Guidelines.....	11
1.5.2. Design Considerations.....	13
1.6. Design Example Parameters .....	14
<b>2. IP Design Example Detailed Description.....</b>	<b>16</b>
2.1. Parallel Loopback Design Examples.....	17
2.2. Serial Loopback Design Examples.....	20
2.3. Design Components.....	24
2.4. Clocking Scheme Signals.....	27
2.5. Interface Signals.....	30
2.6. Video Pattern Generator Parameters.....	42
2.7. Hardware Setup.....	42
2.8. Simulation Testbench.....	43
2.9. Upgrading Your Design.....	46
<b>3. SDI II Intel Stratix 10 FPGA IP Design Example User Guide Archives.....</b>	<b>48</b>
<b>4. Document Revision History for the SDI II Intel Stratix 10 FPGA IP Design Example User Guide.....</b>	<b>49</b>

## 1. IP Design Example Quick Start Guide

---


The Serial Digital Interface (SDI) II Intel FPGA IP design examples for Intel® Stratix® 10 devices feature a simulation testbench and a hardware design that supports compilation and hardware testing.

The IP offers the following design examples:

- Parallel loopback with external voltage-controlled crystal oscillator (VCXO)
- Parallel loopback without external VCXO
- Serial loopback

When you generate a design example, the parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware.

**Figure 1. Development Steps**



### Related Information

[SDI II Intel FPGA IP User Guide](#)

### 1.1. Directory Structure

The directories contain the generated files for the design examples.

Figure 2. Directory Structure for the Design Examples




Table 1. Other Generated Files in RTL Folder

Folders	Files
vid_pattgen	/sdi_ii_colorbar_gen.v
	/sdi_ii_ed_vid_pattgen.v
	/sdi_ii_makeframe.v
	/sdi_ii_patho_gen.v
	/jtag.sdc
	/pattgen_ctrl.qsys
	<qsys generated folder>
loopback	/loopback_top.v
	/fifo/sdi_ii_ed_loopback.sdc
	/fifo/sdi_ii_ed_loopback.v
	/pfd/clock_crossing.v (optional)
	/pfd/pfd.sdc (optional)
	/pfd/pfd.v (optional)
	/reclock/sdi_reclock.v (optional)
	/reclock/pid_controller.v (optional)
	/reclock/rcfg_pll_frac.v (optional)

*continued...*



Folders	Files
du	/du_top.v
	/sdi_ii_rx_rcfg_s10.sv (optional)
	/rcfg_sdi_cdr.sv (optional)
	/rcfg_pll_sw.sv (optional)
	/rcfg_refclk_sw.sv (optional)
	/sdi_ii_tx_rcfg_s10.sv (optional)
	/sdi_du_sys.qsys
	/sdi_rx_phy.ip
	/tx_pll.ip
	/tx_pll_alt.ip (optional)
	<qsys generated folder>
rx	/rx_top.v
	/sdi_ii_rx_rcfg_s10.sv (optional)
	/rcfg_sdi_cdr.sv (optional)
	/sdi_rx_sys.qsys
	<qsys generated folder>
tx	/tx_top.v
	/rcfg_pll_sw.sv (optional)
	/rcfg_refclk_sw.sv (optional)
	/sdi_ii_tx_rcfg_s10.sv (optional)
	/sdi_tx_sys.qsys
	/tx_pll.ip
	/tx_pll_alt.ip(optional)
<qsys generated folder>	
mr_phy_adapter	/sdi_s10_mr_phy_adapter.v
	/rxdata_mwfifo.ip
	/txdata_mwfifo.ip
	<qsys generated folder>

**Table 2. Other Generated Files in Simulation Folder**

Folders	Files
aldec	/aldec.do
	/rivierapro_setup.tcl
cadence	/cds.lib
	/hdl.var

**continued...**



Folders	Files
	/ncsim.sh
	/ncsim_setup.sh
	<cds_libs folder>
common	/modelsim_files.tcl
	/ncsim_files.tcl
	/riviera_files.tcl
	/vcs_files.tcl
	/vcsmx_files.tcl
	/xcelium_files.tcl
mentor	/mentor.do
	/msim_setup.tcl
synopsys	/vcs/filelist.f
	/vcs/vcs_setup.sh
	/vcs/vcs_sim.sh
	/vcsmx/synopsys_sim_setup
	/vcsmx/vcsmx_setup.sh
	/vcsmx/vcsmx_sim.sh
testbench	tb_top.v
	rx_checker/sdi_ii_tb_rx_checker.v
	rx_checker/tb_data_compare.v
	rx_checker/tb_dual_link_sync.v
	rx_checker/tb_fifo_line_test.v
	rx_checker/tb_frame_locked_test.sv
	rx_checker/tb_ln_check.v
	rx_checker/tb_rxsample_test.v
	rx_checker/tb_trs_locked_test.sv
	rx_checker/tb_txpll_test.sv
	rx_checker/tb_vpid_check.v
	tb_control/sdi_ii_tb_control.v
	tb_control/tb_clk_rst.v
	tb_control/tb_data_delay.v
	tb_control/tb_serial_delay.sv
	tb_control/tb_tasks.v
	tb_checker/sdi_ii_tb_tx_checker.v

*continued...*



Folders	Files
	tb_checker/tb_serial_check_counter.v
	tb_checker/tb_serial_descrambler.v
	tb_checker/tb_tx_clkout_check.v
	vid_pattgen/sdi_ii_colorbar_gen.v
	vid_pattgen/sdi_ii_ed_vid_pattgen.v
	vid_pattgen/sdi_ii_makeframe.v
	vid_pattgen/sdi_ii_patho_gen.v
xcelium	/cds.lib
	/hdl.var
	/xcelium_setup.sh
	/xcelium_sim.sh
	<cds_libs folder>

## 1.2. Hardware and Software Requirements

Intel uses the following hardware and software to test the design examples.

### Hardware

- Intel Stratix 10 FPGA (H-tile or L-tile) Development Kit
- SDI Signal Generator
- SDI Signal Analyzer
- High Density Bayonet Neill-Concelman (HD-BNC) to BNC cables for any designs using the development kit on-board HD-BNC connector, or BNC to BNC cables for any designs using an FMC daughter card
- Nextera VIDIO\* FMC Development Module VIDIO-12G-A (Nextera 12G SDI FMC daughter card) or Terasic 12G SDI-FMC Daughter Card

### Software

- Intel Quartus® Prime Pro Edition (for hardware testing)
- ModelSim\* - Intel FPGA Edition, ModelSim - Intel FPGA Starter Edition, NCSim, Riviera-PRO\*, VCS\* (Verilog HDL only)/VCS MX, or Xcelium\* Parallel simulator


### Related Information

[Intel Stratix 10 FPGA Development Kit User Guide](#)

## 1.3. Generating the Design

Configure the IP parameter editor in the Intel Quartus Prime Pro Edition software to generate the design examples.

**Figure 3. Generating the Design Flow**




1. Create a project targeting the Intel Stratix 10 device family and select the desired device.
2. In the IP Catalog, locate and double-click **IP**. The **New IP Variant** or **New IP Variation** window appears.
3. Specify a top-level name for your custom IP variation. The parameter editor saves the IP variation settings in a file named `<your_ip>.ip`.
4. Click **OK**. The parameter editor appears.
5. On the **IP** tab, select your desired IP settings. The generated design example is based on your settings.
6. On the **Design Example** tab, select **Simulation** to generate the testbench, and select **Synthesis** to generate the hardware design example.  
You must select at least one of these options to generate the design example files.
7. For **Generate File Format**, select **Verilog** or **VHDL**.
8. For **Select Board**, select the relevant FPGA development kit. You may change the target device using the **Change Target Device** parameter if your board revision does not match the grade of the default targeted device.
9. For **Select Daughter Card**, select **Nextera VIDIO 12G-SDI FMC card** or **Terasic FMC card** to pair with an Intel FPGA development kit. If you choose not to use a development kit or use your own custom kit, this parameter will be grayed out, and the generated design will use the on-board HD-BNC pin as a serial data pin.
10. Click **Generate Example Design**.

### 1.4. Simulating the Design


The IP design example testbench simulates one channel serial loopback design with TX instance connected to an internal video pattern generator. The serial output from the TX instance connects to the RX instance in the testbench. The testbench also includes checkers and control mechanisms.

**Figure 4. Design Simulation Flow**



1. Navigate to the simulation folder of your choice.
2. Run the simulation script for the supported simulator of your choice. The script compiles and runs the testbench in the simulator.
3. Analyze the results.






**Table 3. Steps to Run Simulation**

Simulator	Working Directory	Instructions
Riviera-PRO	/simulation/aldec	In the GUI, type: <code>do aldec.do</code>
NCSim	/simulation/cadence	In the command line, type: <code>source ncsim.sh</code>
Xcelium	/simulation/xcelium	In the command line, type: <code>source xcelium_sim.sh</code>
ModelSim	/simulation/mentor	In the GUI, type: <code>do mentor.do</code>
VCS	/simulation/synopsys/vcs	In the command line, type: <code>source vcs_sim.sh</code>
VCS MX	/simulation/synopsys/vcsmx	In the command line, type: <code>source vcsmx_sim.sh</code>

A successful simulation ends with the following message:

```
#### TRANSMIT TEST COMPLETED SUCCESSFULLY! ####
#
#### Channel 1: RECEIVE TEST COMPLETED SUCCESSFULLY! ####
```

## 1.5. Compiling and Testing the Design



To compile and run a demonstration test on the hardware design example, follow these steps:


1. Ensure that the hardware design example generation is complete.
2. Open `quartus/sdi_ii_s10_demo.qpf`.
3. Click **Processing > Start Compilation**.
4. After successful compilation, the Intel Quartus Prime Pro Edition software generates a `.sof` file in your specified directory.

*Note:* The compilation must complete before you power up the board and make the necessary clock controller settings. After powering up the board, you must perform the following steps 5 on page 9 and 6 on page 10 within 18 seconds.

5. Open the **Clock Controller** parameter editor, and set the clock frequency in the **Si5341** tab.

- HD/3G-SDI single-rate and triple-rate designs:
  - For parallel loopback with external VCXO designs, set **Out1** frequency to 148.5 MHz.
  - For parallel loopback without external VCXO designs, set **Out1** frequency to 100 MHz.
  - If you turn on the **Dynamic Tx clock switching** parameter in the **Design Example** parameter editor, set **Out1** frequency to 148.35165 MHz.
- Multi-rate designs:
  - For parallel loopback with external VCXO designs, set **Out1** frequency to 148.5 MHz.
  - For parallel loopback without external VCXO designs, set **Out4** frequency to 148.5 MHz, and set **Out5** frequency to 245 MHz.
  - If you turn on the **Dynamic Tx clock switching** parameter in the **Design Example** parameter editor, set **Out4** frequency to 148.3516 MHz, and set **Out5** frequency to 148.5 MHz.

Figure 5. Clock Controller - Si5341



6. Configure the selected device on the development board using the generated .sof file (**Tools > Programmer**).



*Note:* If you missed setting the clock controller and program the device within 18 seconds, you will get an error message. In this case, power cycle the development board and program the .sof file first. Then, specify the settings for the clock controller and program the .sof file again.

7. For serial loopback designs, open the System Console to control the internal video pattern generator. Click **Tools > System Debugging Tools > System Console**.

*Note:* Close the **Clock Controller** GUI and the Programmer window before you open the System Console.

8. After the initialization, type `source ../hwtest/tpg_ctrl.tcl` in the System Console to open the pattern generator control user interface. Select your desired video format.

### 1.5.1. Connection and Settings Guidelines

Before programming with the .sof file, ensure that the connections and settings are correct.

#### Connections and Settings for HD/3G-SDI Single Rate and Triple Rate Designs

- For parallel loopback design, the on-board HD-BNC RX connector (J18) connects to an external video source and the on-board HD-BNC TX connector (J17) connects to a video analyzer.
- For serial loopback design, the on-board HD-BNC TX connector (J17) connects to an on-board HD-BNC RX connector (J18) or a video analyzer.
- Ensure all switches on the development board are in default position.

*Note:* Make sure to set both SW1.1 and SW1.2 to 1 to enable **JTAG Only Mode**.

- The SDI video analyzer displays the video generated from the source.

*Note:* For parallel loopback designs, you may need to switch the Si516\_FS (SW4.2) at the back of the board if you are switching between fractional frame rate and integer frame rate video format.

**Table 4. SW1 DIP Switch Default Settings (Top of the Board)**

Switch	Board Label	Description
1	MSEL2	<ul style="list-style-type: none"> <li>• MSEL2, MSEL1 = [0,0] QSPI AS Fast Mode</li> <li>• MSEL2, MSEL1 = [0,1] QSPI AS Normal Mode</li> <li>• MSEL2, MSEL1 = [1,0] AVST x16 Mode (Default)</li> <li>• MSEL2, MSEL1 = [1,1] JTAG Only Mode</li> </ul>
2	MSEL1	

**Table 5. SW4 DIP Switch Default Settings (Bottom of the Board)**

Switch	Board Label	Description
1	RZQ_B2M	<ul style="list-style-type: none"> <li>• ON for setting the RZQ resistor of Bank 2M to 99.17 ohm</li> <li>• OFF for setting the RZQ resistor of Bank 2M to 240 ohm (Default position)</li> </ul>
2	SI516_FS	<ul style="list-style-type: none"> <li>• ON for setting SDI REFCLK frequency to 148.35 MHz</li> <li>• OFF for setting SDI REFCLK frequency to 148.5 MHz (Default position)</li> </ul>

**Table 6. SW6 DIP Switch Default Settings (Bottom of the Board)**

Switch	Board Label	Description
1	Stratix 10	<ul style="list-style-type: none"><li>ON to bypass Intel Stratix 10 in the JTAG chain</li><li>OFF to enable Intel Stratix 10 in the JTAG chain (Default position)</li></ul>
2	MAX V	<ul style="list-style-type: none"><li>ON to bypass MAX<sup>®</sup> V in the JTAG chain</li><li>OFF to enable MAX V in the JTAG chain (Default position)</li></ul>
3	FMC	<ul style="list-style-type: none"><li>ON to bypass the FMC connector in the JTAG chain (Default position)</li><li>OFF to enable the FMC connector in the JTAG chain</li></ul>

### Connections and Settings for Multi Rate Design

- A VIDIO FMC Development Module VIDIO-12G-A (Nextera 12G SDI FMC) daughter card or Terasic 12G-SDI FMC daughter card connects to the FMC Port A on the development board.
- For parallel loopback design, the BNC RX connector connects to an external video source and the TX connector connects to a video analyzer.
- For serial loopback design, the BNC TX connector connects to the BNC RX connector or a video analyzer.

**Table 7. BNC RX and TX Connector Ports**


FMC Daughter Card	BNC RX Connector Port	BNC TX Connector Port
Nextera 12G SDI FMC daughter card	J2/12G In	J1/12G Out
Terasic 12G-SDI FMC daughter card	12G-SDI In 0	12G-SDI Out 0

- Ensure all switches on the development board are in default position.  
*Note:* Make sure that to set both SW1.1 and SW1.2 to 1 to enable **JTAG Only Mode**, and turn off SW6.3 to enable the FMC connector.
- The SDI video analyzer displays the video generated from the source.

*Note:* For Nextera 12G SDI FMC daughter card, change the jumper (J8) position before switching between fractional frame rate and integer frame rate video formats. Press the push button (PB0) to trigger a device (LMK03328) power cycling through the PDN pin every time you change the jumper (J8) position.

**Figure 6. Jumper Settings on Nextera 12G-SDI FMC Daughter Card**

Refer to these settings to change the jumper (J8) position.



**Table 8. Jumper Settings Description**

Jumper Block	Description
J7	Programming header
J8	To switch the generated clock frequency for the TX channel: <ul style="list-style-type: none"> <li>Pin 1-2 = 297 MHz</li> <li>Pin 2-3 = 297/1.001 MHz</li> </ul>
J9	To select SDI or IP mode: <ul style="list-style-type: none"> <li>Pin 1-2 = SDI mode</li> <li>Pin 2-3 = IP mode</li> </ul>

**Related Information**

[Intel Stratix 10 FPGA Development Kit](#)

**1.5.2. Design Considerations**

You need to consider certain issues when instantiating the IP design examples.

- Serial loopback designs:
  - The serial loopback design is mainly for image and TX clock switching demonstrations only. To get a more accurate jitter performance with the daughter card components, use the parallel loopback design and connect it to a clean video source.
  - To allow segmented frame video format (1080sF30, 1080sF25) and interlaced video format (1080i60, 1080i50) to be correctly differentiated in the external analyzer, Payload ID must be inserted in the serial loopback design.
  - The Omnitek Ultra 4K Analyzer (software version 2.1) may not detect 12G-SDI 2160p59.94 in the serial loopback design. If you encounter such problem, upgrade the Omnitek Ultra 4K analyzer to a later version.



## 1.6. Design Example Parameters

**Table 9. Design Example Parameters for Intel Stratix 10 Devices**

Parameter	Value	Description
<b>Available Design Example</b>		
Select Design	Parallel loopback with external VCXO, Parallel loopback without external VCXO, Serial loopback	Select the design example to be generated. <ul style="list-style-type: none"> <li>Parallel loopback with external VCXO: Parallel loopback design with an external VCXO to synchronize the clock between RX and TX.</li> <li>Parallel loopback without external VCXO: Parallel loopback design which uses internal fPLL on the FPGA to synchronize the clock between RX and TX.</li> </ul> <p><i>Note:</i> This option is only available if you use production device.</p> <ul style="list-style-type: none"> <li>Serial loopback: A serial loopback design to enables a simple demonstration when you do not have a video source available and to highlight the <b>Dynamic Tx clock switching</b> feature. The IP core generates an internal video pattern generator along with the TX to be transmitted to RX.</li> </ul>
<b>Design Example Options</b>		
Tx PLL type	CMU, fPLL, ATX ATX-fPLL cascading	Select the transceiver PLL type. <ul style="list-style-type: none"> <li>CMU PLL only supports data rates up to 3G-SDI.</li> </ul> <p><i>Note:</i> Not applicable for parallel loopback designs without an external VCXO.</p> <ul style="list-style-type: none"> <li>fPLL supports all data rates up to 12G-SDI.</li> </ul> <p><i>Note:</i> Only fPLL is available when you generate a parallel loopback design without an external VCXO in single or triple-rate mode.</p> <ul style="list-style-type: none"> <li>ATX supports all data rates up to 12G-SDI.</li> </ul> <p><i>Note:</i> Not applicable for parallel loopback designs without an external VCXO.</p> <ul style="list-style-type: none"> <li>ATX-fPLL cascading is available only when you select parallel loopback without external VCXO design example in multi-rate (up to 12G-SDI) mode.</li> </ul>
Dynamic Tx clock switching	Off, Tx PLL switching, Tx PLL reference clock switching	<ul style="list-style-type: none"> <li>Off: Disable dynamic switching.</li> <li>Tx PLL switching: Instantiates two PLLs, each with its own reference input clock.</li> <li>Tx PLL reference clock switching: Instantiates one PLL with two reference input clocks.</li> </ul> <p>Turn on this option to allow dynamic switching between 1 and 1/1.001 data rates.</p>
<b>Design Example Files</b>		
Simulation	On, Off	Turn on this option to generate the necessary files for the simulation testbench.
Synthesis	On, Off	Turn on this option to generate the necessary files for Intel Quartus Prime compilation and hardware demonstration.
<b>Generated HDL Format</b>		
Generate File Format	Verilog, VHDL	Select your preferred HDL format for the generated design example files. <p><i>Note:</i> This option only determines the format for the generated top level IP files. All other files (e.g. example testbenches and top level files for hardware demonstration) are in Verilog HDL format.</p>



Target Development Kit		
Select Daughter Card	Nextera VIDIO 12G-SDI FMC card, Terasic 12G-SDI FMC card	Select the daughter card to be paired with the Intel FPGA development kit you select for the <b>Select Board</b> parameter. The design example is configured to utilize the on-board SDI connectors when this option is grayed out. This option is not valid when you select the <b>No Development Kit</b> or <b>Custom Development Kit</b> parameter.
Select Board	No Development Kit, Stratix 10 GX FPGA L-tile Development Kit, Stratix 10 GX FPGA H-tile Development Kit, Custom Development Kit	<p>Select the board for the targeted design example.</p> <ul style="list-style-type: none"> <li>No Development Kit: This option excludes all hardware aspects for the design example. The IP core sets all pin assignments to virtual pins.</li> <li>Intel Stratix 10 L-tile or H-tile FPGA Development Kit: This option automatically selects the project's target device to match the device on this development kit. You may change the target device using the <b>Change Target Device</b> parameter if your board revision has a different device variant. The IP core sets all pin assignments according to the development kit. Based on the Intel Stratix 10 device you are using, you can choose to use either the Stratix 10 GX FPGA L-tile or H-tile development kit.</li> </ul> <p><i>Note:</i> This option is not available if you select <b>Bidirectional</b> mode. The SDI channels on the development kit and daughter card pins are only compatible with simplex mode.</p> <ul style="list-style-type: none"> <li>Custom Development Kit: This option allows the design example to be tested on a third party development kit with an Intel FPGA. You may need to set the pin assignments on your own.</li> </ul>

Target Device		
Change Target Device	On, Off	Turn on this option and select the preferred device variant for the development kit.

## 2. IP Design Example Detailed Description

The IP core includes these design examples for Intel Stratix 10 devices.


- Parallel loopback with external VCXO
- Parallel loopback without external VCXO
- Serial loopback

### Features

- All designs use LED status for early debugging stage.
- The simplex serial loopback designs include RX and TX options. To use RX or TX only components, remove the irrelevant blocks from the designs.

User Requirement	Preserve	Remove
RX Only	RX Top	– TX Top
TX Only	TX Top	– RX Top

**Figure 7. Components Required for Intel Stratix 10 TX or RX Only Design**



Intel Corporation. All rights reserved. Agilix, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.


\*Other names and brands may be claimed as the property of others.



## 2.1. Parallel Loopback Design Examples

**Note:** For parallel loopback designs, do not share the TX PLL reference clock with the RX transceiver reference clock. The design logic tunes the TX PLL clock to match the RX recovered clock frequency. For the parallel loopback with external VCXO designs (single-rate and triple-rate), use the only 148.5 MHz on-board oscillator as the TX PLL reference clock. For the RX reference clock, use a 148.5 MHz clock from another on-board oscillator.


**Figure 8. Parallel Loopback with Simplex Mode Block Diagram**



- (1) Generate up/down control signal to on-board Si516 for clock synchronization purpose.
- (2) Block/Connection only required for parallel loopback without external VCXO designs.
- (3) Block/Connection only required for triple-rate/multi-rate designs.
- (4) FVH video sync signals to LMH1983 for clock synchronization purpose.
- (5) Block/Connection only required for multi-rate designs, else it is a direct connection within the system.
- (6) Block/Connection only required for triple-rate/multi-rate for TX PLL switching designs.
- (7) Block/Connection only required for triple-rate/multi-rate for TX PLL reference clock switching designs.
- (8) Connection not required for an ATX-fPLL cascading design.
- (9) Block/Connection only required for an ATX-fPLL cascading design.


- Parallel Data
- Serial Data
- Control/Status
- Avalon-MM

Figure 9. Parallel Loopback with Simplex Mode Clocking Scheme




- (1) Block/Connection only required for parallel loopback with external VCXO designs.
  - (2) Block/Connection only required for parallel loopback without external VCXO designs.
  - (3) Block/Connection only required for triple-rate/multi-rate designs.
  - (4) Block/Connection only required for multi-rate designs, else it is a direct connection within the system.
  - (5) Block/Connection only required for triple-rate/multi-rate for TX PLL switching designs.
  - (6) Block/Connection only required for triple-rate/multi-rate for TX PLL reference clock switching designs.
  - (7) Downstream PLL in an ATX-PLL cascading design, serial clock from the upstream PLL is not connected.
- TX PLL Reference Clock
  - TX Transceiver clkout
  - TX PLL Serial Clock
  - RX Reference Clock
  - RX Transceiver clkout
  - Management Clock

Figure 10. Parallel Loopback with Duplex Mode Block Diagram



- (1) Generate up/down control signal to on-board Si516 for clock synchronization purpose.
  - (2) Block/Connection only required for parallel loopback without external VCXO designs.
  - (3) Block/Connection only required for triple-rate/multi-rate designs.
  - (4) FVH video sync signals to LMH1983 for clock synchronization purpose.
  - (5) Block/Connection only required for multi-rate designs, else it is a direct connection within the system.
  - (6) Block/Connection only required for triple-rate/multi-rate for TX PLL switching designs.
  - (7) Block/Connection only required for triple-rate/multi-rate for TX PLL reference clock switching designs.
  - (8) Connection not required for an ATX-fPLL cascading design.
  - (9) Block/Connection only required for an ATX-fPLL cascading design.
- Parallel Data
  - Serial Data
  - Control/Status
  - Avalon-MM

Figure 11. Parallel Loopback with Duplex Mode Clocking Scheme




- (1) Block/Connection only required for parallel loopback without external VCXO designs.
  - (2) Block/Connection only required for parallel loopback with external VCXO designs.
  - (3) Block/Connection only required for triple-rate/multi-rate designs.
  - (4) Block/Connection only required for multi-rate designs, else it is a direct connection within the system.
  - (5) Block/Connection only required for triple-rate/multi-rate for TX PLL switching designs.
  - (6) Block/Connection only required for triple-rate/multi-rate for TX PLL reference clock switching designs.
  - (7) Downstream PLL in an ATX-fPLL cascading design, serial clock from the upstream PLL is not connected.
- TX PLL Reference Clock
  - TX Transceiver clkout
  - TX PLL Serial Clock
  - RX Reference Clock
  - RX Transceiver clkout
  - Management Clock

## 2.2. Serial Loopback Design Examples

The serial loopback design examples demonstrate simplex and duplex channel modes.



Figure 12. Serial Loopback with Simplex Mode Block Diagram



- (1) Block/Connection only required for triple-rate/multi-rate designs.
- (2) Block/Connection only required for triple-rate/multi-rate for TX PLL switching designs.
- (3) Block/Connection only required for triple-rate/multi-rate for TX PLL reference clock switching designs.
- (4) Block/Connection only required for multi-rate designs, else it is a direct connection within the system.

- Control/Status
- Avalon-MM
- Parallel Data
- Serial Data

Figure 13. Serial Loopback with Simplex Mode Clocking Scheme








Figure 14. Serial Loopback with Duplex Mode Block Diagram



- (1) Block/Connection only required for triple-rate/multi-rate designs.
  - (2) Block/Connection only required for triple-rate/multi-rate for TX PLL switching designs.
  - (3) Block/Connection only required for triple-rate/multi-rate for TX PLL reference clock switching designs.
  - (4) Block/Connection only required for multi-rate designs, else it is a direct connection within the system.
- Parallel Data
  - Serial Data
  - Control/Status
  - Avalon-MM

Figure 15. Serial Loopback with Duplex Mode Clocking Scheme



- (1) Block/Connection only required for triple-rate/multi-rate designs.
  - (2) Block/Connection only required for triple-rate/multi-rate for TX PLL switching designs.
  - (3) Block/Connection only required for triple-rate/multi-rate for TX PLL reference clock switching designs.
  - (4) Block/Connection only required for multi-rate designs, else it is a direct connection within the system.
- TX PLL Reference Clock
  - TX Transceiver clkout
  - TX PLL Serial Clock
  - RX Reference Clock
  - RX Transceiver clkout
  - Management Clock

### 2.3. Design Components

The IP core design examples require the following components.





**Table 10. Device Under Test (DUT) Components**

Design Component	Description
IP	<ul style="list-style-type: none"> <li>• TX                             <ul style="list-style-type: none"> <li>– The TX core receives the video data from the top level and encodes the necessary information, (e.g. line number (LN), cyclical redundancy check (CRC), payload ID), into the data stream(s).</li> <li>– In a multi-rate design, the TX core oversamples the received data up to 11.88 Gbps data rate for every video standard.</li> <li>– Specify the assignment of the parallel data interface (<code>tx_parallel_data</code>) to the transceiver based on the 11.88 Gbps data rate settings.</li> </ul> </li> <li>• RX                             <ul style="list-style-type: none"> <li>– The RX core receives the parallel data from the L-Tile/H-Tile Transceiver Native PHY Intel Stratix 10 FPGA IP core and decodes information. This information includes descrambling, realigning data, and extracting the necessary information for user.</li> <li>– For a multi-rate design, due to the difference in data widths recovered for different video standards, rearrange <code>rx_parallel_data</code> from the transceiver before passing the data back to the protocol block.</li> </ul> </li> </ul>
L-Tile/H-Tile Transceiver Native PHY Intel Stratix 10 FPGA IP	<ul style="list-style-type: none"> <li>• TX                             <p>Native PHY IP block that receives parallel data from the IP core and serializes the data before transmission.</p> <ul style="list-style-type: none"> <li>– For HD/3G-SDI single-rate and triple-rate designs, enable the simplified data interface option to connect parallel data directly to the <code>tx_dataout</code> signal of the IP core.</li> <li>– For a multi-rate design, disable this option due to the limitation in the 12G-SDI transceiver PHY settings.</li> </ul> </li> <li>• RX                             <p>Native PHY block that receives serial data from an external video source.</p> <ul style="list-style-type: none"> <li>– For HD/3G-SDI single-rate and triple-rate designs, enable the simplified data interface option to connect parallel data directly to the <code>rx_datain</code> signal of IP core.</li> <li>– For a multi-rate design, disable this option due to the limitation in the 12G-SDI transceiver PHY settings.</li> </ul> </li> </ul> <p><i>Note:</i> You must connect the <code>rx_analogreset_stat</code> output signal from this block to the RX Reconfiguration Management module to indicate that the transceiver is in reset.</p> <p>The maximum parallel data width on the L-Tile/H-Tile Transceiver Native PHY Intel Stratix 10 FPGA IP core can only go up to 40 bits. Therefore, the design requires a PHY adapter block to be compatible with the IP core.</p> <p>For the duplex mode transceiver (SDI triple-rate parallel loopback with external VCXO design example), generate a dummy RX only PHY (<code>sdi_rx_phy.ip</code>) to get the transceiver configuration files (<code>*_CFG0.sv</code>, <code>*_CFG1.sv</code>, ...) for RX reconfiguration. The generated configuration files from the duplex mode transceiver may contain some TX registers. You need not reconfigure the registers because only the SDI RX core requires transceiver reconfiguration.</p>
Transceiver PHY Reset Controller Intel Stratix 10 FPGA IP	<ul style="list-style-type: none"> <li>• TX                             <ul style="list-style-type: none"> <li>– The reset input of this controller is triggered from the top level.</li> <li>– The controller generates the corresponding analog and digital reset signal to the L-Tile/H-Tile Transceiver Native PHY Intel Stratix 10 FPGA IP block, according to the reset sequencing inside the block.</li> <li>– Use the <code>tx_ready</code> output signal from the block as a reset signal to the TX core to indicate that the transceiver is up and running, and ready to receive data from the core.</li> </ul> </li> <li>• RX                             <ul style="list-style-type: none"> <li>– The reset input of this controller is triggered by the IP core.</li> <li>– The controller generates the corresponding analog and digital reset signal to the L-Tile/H-Tile Transceiver Native PHY Intel Stratix 10 FPGA IP block according to the reset sequencing inside the block.</li> </ul> </li> </ul>

*continued...*



Design Component	Description
RX Reconfiguration Management	<p>RX transceiver reconfiguration management block that reconfigures the L-Tile/H-Tile Transceiver Native PHY Intel Stratix 10 FPGA IP block to receive different data rates from SD-SDI to 12G-SDI standards.</p> <p>To indicate the status of the transceiver, connect <code>rx_cal_busy</code> and <code>rx_analogreset_stat</code> from the transceiver to this block.</p> <p><i>Note:</i> If you want to use the reconfiguration management block in your own design, you need to make some assignments in the QSF file. For guidelines about how to make the QSF assignments, refer to the <i>Using Generated Reconfiguration Management for Triple and Multi Rates</i> section in the <i>IP User Guide</i>.</p>
TX Reconfiguration Management	<p>TX PLL or transceiver reconfiguration management block that reconfigures the TX PLL or L-Tile/H-Tile Transceiver Native PHY Intel Stratix 10 FPGA IP block to change the TX clock dynamically for switching between integer and fractional frame rates.</p> <p>The block requires <code>tx_cal_busy</code>, <code>pll_cal_busy</code>, and <code>tx_analogreset_stat</code> from the transceiver, and the PLLs to indicate the status of the transceiver in a TX PLL switching design.</p>
TX PLL/TX PLL Alt	<p>Transmitter PLL block that provides the serial fast clock to Transceiver Native PHY.</p> <ul style="list-style-type: none"> <li>For TX PLL switching design, TX PLL is always configured to generate integer frame rate while TX PLL Alt is configured to generate fractional frame rate.</li> <li>For TX PLL reference clock switching design, TX PLL is configured to have reference clock 0 to generate integer frame rate and reference clock 1 to generate fractional frame rate.</li> <li>For single-rate and triple-rate designs, this PLL can be CMU PLL, ATX PLL, or fPLL.</li> <li>For multi-rate designs, CMU PLL is not recommended for 12G data rate. Use fPLL or ATX PLL instead.</li> <li>For parallel loopback without external VCXO multi-rate designs. the design example provides an ATX-fPLL cascading configuration for optimal jitter performance.</li> </ul> <p>Move the TX PLL out from the TX top if you want to merge the PLL between multiple channels.</p>
Multi-Rate PHY Adapter	<p>An adapter block which includes mixed width DCFIFO for converting the bit width of parallel data between transceiver and IP core. This block is required in the Intel Stratix 10 design because its transceiver does not support 80-bit parallel data interface.</p>

**Table 11. Loopback Components**

Component	Description
Loopback FIFO	<p>This block contains a dual-clock FIFO (DCFIFO) buffer to handle the data transmission across asynchronous clock domains—the receiver recovered clock and transmitter clock out.</p> <ul style="list-style-type: none"> <li>The receiver sends the decoded RX data to the transmitter through this FIFO buffer.</li> <li>When the receiver locks, the RX data is written to the FIFO buffer.</li> <li>The transmitter starts reading, encoding, and transmitting the data when half of the FIFO buffer is filled.</li> </ul>
Phase Frequency Detector (PFD)	<p>You require this soft PFD block when you use the Intel Stratix 10 FPGA development kit on-board Si516 VCXO for a parallel loopback design.</p> <ul style="list-style-type: none"> <li>This block compares the phase between the receiver and transmitter parallel clocks, and generates an up or down signal, that connects to the Si516 VCXO.</li> <li>These up/down signals control the voltage of the VCXO, so that the frequencies of both clock domains can be tuned as close as possible to each other.</li> </ul>

*continued...*



Component	Description
	<i>Note:</i> Applicable only for single-rate and triple-rate parallel loopback with external VCXO designs.
Reclock	<p>The parallel loopback without external VCXO design requires this module. This block compares the phase between the receiver and transmitter parallel clocks. The output interfaces of this block connect to the reconfiguration Avalon Memory-Mapped (Avalon-MM) interfaces of an fPLL or ATX PLL block. If there is any difference in the frequencies between the clock domains, this module generates the necessary signals to reconfigure the fPLL or ATX PLL block to match the clock frequencies as close as possible.</p> <p><i>Note:</i> Applicable only for parallel loopback without external VCXO designs.</p>

Table 12. Video Pattern Generator Components

Component	Description
Video Pattern Generator	Basic video pattern generator which supports SD-SDI up to 12G-SDI video formats with 4:2:2 YCbCr. The generator enables you to select static video with colorbar pattern or pathological pattern.
Pattern Gen Control PIO	Provides a memory-mapped interface for controlling the video pattern generator.
JTAG to Avalon Master Bridge	Provides System Console host access to the Parallel I/O (PIO) IP core in the design through the JTAG interface.

Table 13. Common Block

Component	Description
Transceiver Arbiter	<p>This generic functional block prevents transceivers from recalibrating simultaneously when either RX or TX transceivers within the same physical channel require reconfiguration. The simultaneous recalibration impacts applications where RX and TX transceivers within the same channel are assigned to independent IP implementations.</p> <p>This transceiver arbiter is an extension to the resolution recommended for merging simplex TX and simplex RX into the same physical channel. This transceiver arbiter also assists in merging and arbitrating the Avalon-MM RX and TX reconfiguration requests targeting simplex RX and TX transceivers within a channel as the reconfiguration interface port of the transceivers can only be accessed sequentially. The transceiver arbiter is not required when only either RX or TX transceiver is used in a channel.</p> <p>The transceiver arbiter identifies the requester of a reconfiguration through its Avalon-MM reconfiguration interfaces and ensures that the corresponding <code>tx_reconfig_cal_busy</code> or <code>rx_reconfig_cal_busy</code> is gated accordingly.</p>
Device Initialization (device_init)	<p>This module contains the Intel Stratix 10 Reset Release IP to provide a known initialized state for the system logic to begin operation. This module also includes a reset delay block to further delay the signal status from the IP for a safer operation.</p> <p>For more information about the Intel Stratix 10 Reset Release IP, refer to the <i>Intel Stratix 10 Reset Release IP</i> section in the <i>Intel Stratix 10 Configuration User Guide</i>.</p>

### Related Information

[Intel Stratix 10 Reset Release IP](#)

## 2.4. Clocking Scheme Signals

The table lists the clocking scheme signals for the IP core design examples.

**Table 14. Clocking Scheme Signals**

Clock	Signal Name in Design	Description
TX PLL Refclock	tx_pll_refclk	<p>TX PLL reference clock, of any frequency that is divisible by the transceiver for that data rate. You must connect this clock to a dedicated transceiver reference clock pin.</p> <p><i>Note:</i> For 12G-SDI designs, Intel recommends to place the <code>refclk</code> pin within the same transceiver bank as the TX PLL block to ensure optimal jitter performance in your design.</p> <ul style="list-style-type: none"> <li>Parallel loopback with external VCXO <ul style="list-style-type: none"> <li>Use a minimum clock frequency of 148.5 MHz to meet jitter performance specification.</li> <li>If you use a higher clock frequency, you would need to modify the TX PLL reference clock value in the TX PLL parameter editor.</li> </ul> </li> <li>Parallel loopback without external VCXO <ul style="list-style-type: none"> <li>The recommended frequency is 100 MHz (single-rate/triple-rate) or 245 MHz (multi-rate).</li> </ul> </li> <li>Serial loopback <ul style="list-style-type: none"> <li>For this design, the TX PLL refclock is configured to generate clock for integer frame rate.</li> <li>Use a minimum clock frequency of 148.5 MHz to meet jitter performance specification.</li> <li>If you use a higher clock frequency, you would need to modify the TX PLL reference clock value in the TX PLL parameter editor.</li> </ul> </li> </ul>
TX PLL Alt Refclock	tx_pll_refclk_alt	<p>Second TX PLL reference clock which can be any clock frequency that is divisible by transceiver for that data rate. This clock must be connected to a dedicated transceiver reference clock pin.</p> <p><i>Note:</i> For 12G-SDI designs, Intel recommends to place the <code>refclk</code> pin within the same transceiver bank as the TX PLL block to ensure optimal jitter performance in your design.</p> <ul style="list-style-type: none"> <li>Serial loopback <ul style="list-style-type: none"> <li>For this design example, TX PLL alt refclock is configured to generate clock for fractional frame rate.</li> <li>Use a minimum clock frequency of 148.35 MHz to meet jitter performance specification.</li> <li>If you use a higher clock frequency, you would need to modify the TX PLL reference clock value in the TX PLL parameter editor.</li> </ul> </li> </ul>
TX Transceiver Clockout	tx_vid_clkout	<p>Recovered clock from the transceiver.</p> <ul style="list-style-type: none"> <li>HD-SDI single rate <ul style="list-style-type: none"> <li>74.25 MHz (default)</li> <li>74.1758 MHz (for the Dynamic TX clock switching feature when you transmit video format with fractional frame rate)</li> </ul> </li> <li>3G-SDI single rate, triple rate or multi rate <ul style="list-style-type: none"> <li>148.5 MHz (default)</li> <li>148.35 MHz (for the Dynamic TX clock switching feature when you transmit video format with fractional frame rate)</li> </ul> </li> </ul>
TX PLL Serial Clock	tx_serial_clk	<p>Serial fast clock generated by TX PLL. The clock frequency is set based on the data rate.</p>
RX Refclock	rx_cdr_refclk	<p>Transceiver clock data recovery (CDR) reference clock, of any frequency divisible by the transceiver for that data rate. Only a single reference clock frequency is required to support both integer and fractional frame rates. It must be a free running clock connected to the transceiver clock pin.</p> <p>For the Intel Stratix 10 design example, a clock frequency of 148.5 MHz is used as a reference clock in all variants.</p> <p>Using a higher clock frequency would require a modification of the RX CDR reference clock value in the L-Tile/H-Tile Transceiver Native PHY Intel Stratix 10 FPGA IP core parameter editor. For triple or multi-rate</p>

*continued...*



Clock	Signal Name in Design	Description					
		<p>modes, you need to modify the reference clock value for every profile. Refer to the <i>Changing RX CDR in Transceiver Native PHY IP Core</i> section in the <i>SDI II Intel FPGA IP User Guide</i>.</p> <p><i>Note:</i> Do not share the TX PLL reference clock with the RX transceiver reference clock for a parallel loopback design. In parallel loopback designs, the TX PLL clock is tuned to match the RX recovered clock frequency.</p>					
	rx_core_refclk	<p>SDI RX core reference clock.</p> <p>The required frequency is 148.5/148.35 MHz or 297/296.7 MHz depending on what you specify for the <b>Rx core clock (rx_coreclk)</b> frequency parameter. This clock must be a free-running clock.</p> <p><i>Note:</i> For IP versions 19.1 and later, all Intel Stratix 10 design examples have the default setting of 148.5/148.35 MHz to align with the transceiver reference clock frequency.</p> <p><i>Note:</i> For Intel Stratix 10 devices, assign this clock to a GPIO clock instead of a transceiver reference clock pin if the following conditions apply:</p> <ul style="list-style-type: none"> <li>• Uses channel 0 and channel 3 in a transceiver bank.</li> <li>• SDI RX and TX cores are placed in either one of these channels.</li> <li>• Both SDI RX and RX cores are in multi-rate mode.</li> </ul>					
RX Transceiver Clkout	rx_vid_clkout	<p>Recovered clock from the transceiver.</p> <ul style="list-style-type: none"> <li>• SD-SDI                             <ul style="list-style-type: none"> <li>– 148.5 MHz (default)</li> </ul> </li> <li>• HD-SDI                             <ul style="list-style-type: none"> <li>– 74.25 MHz when receiving integer frame rate</li> <li>– 74.1758 MHz when receiving fractional frame rate</li> </ul> </li> <li>• 3G/6G/12-SDI                             <ul style="list-style-type: none"> <li>– 148.5 MHz when receiving integer frame rate</li> <li>– 148.35 MHz when receiving fractional frame rate</li> </ul> </li> </ul>					
Management Clock	rx_rcfg_mgmt_clk	<p>A free-running clock used by Avalon-MM interfaces for reconfiguration and by the PHY reset controller for transceiver reset sequence. The design example uses a frequency of 148.5 MHz to share between this clock and rx_coreclk.</p> <p>This clock also clocks the reset delay block in the device initialization module. Assign this clock to a GPIO clock instead of a transceiver reference clock pin if the following conditions apply:</p> <ul style="list-style-type: none"> <li>• Uses channel 0 and channel 3 in a transceiver bank.</li> <li>• SDI RX and TX cores are placed in either one of these channels.</li> <li>• Both SDI RX and RX cores are in multi-rate mode.</li> </ul>					
		<table border="1"> <thead> <tr> <th>Component</th> <th>Required Frequency (MHz)</th> </tr> </thead> <tbody> <tr> <td>Avalon-MM reconfiguration</td> <td>100 – 150</td> </tr> <tr> <td>Transceiver PHY reset controller</td> <td>1 – 500</td> </tr> </tbody> </table>	Component	Required Frequency (MHz)	Avalon-MM reconfiguration	100 – 150	Transceiver PHY reset controller
	Component	Required Frequency (MHz)					
	Avalon-MM reconfiguration	100 – 150					
Transceiver PHY reset controller	1 – 500						
tx_rcfg_mgmt_clk	<p>A free-running clock used by Avalon-MM interfaces for reconfiguration and by the PHY reset controller for transceiver reset sequence. The design example uses a frequency of 148.5 MHz to share between this clock and rx_coreclk.</p> <p>This clock also clocks the reset delay block in the device initialization module. Assign this clock to a GPIO clock instead of a transceiver reference clock pin if the following conditions apply:</p> <ul style="list-style-type: none"> <li>• Uses channel 0 and channel 3 in a transceiver bank.</li> <li>• SDI RX and TX cores are placed in either one of these channels.</li> <li>• Both SDI RX and RX cores are in multi-rate mode.</li> </ul>						
		<i>continued...</i>					



Clock	Signal Name in Design	Description	
		Component	Required Frequency (MHz)
		Avalon-MM reconfiguration	100 – 150
		Transceiver PHY reset controller	1 – 500

**Related Information**

[Changing RX CDR in Transceiver Native PHY IP Core](#)

## 2.5. Interface Signals

The tables list the signals for the IP core design examples.

**Table 15. Top-Level Signals**

Signal	Direction	Width	Description
<b>On-board Oscillator Signals</b>			
refclk_qsfp1_p	Input	1	644.53125 MHz dedicated transceiver reference clock. Programmable to 148.5, 148.35165, or 100 MHz from the Clock Controller.
refclk4_p	Input	1	156.25 MHz dedicated transceiver reference clock. Programmable to 148.5 MHz from the Clock Controller.
refclk_sdi_p	Input	1	148.5 or 148.35 MHz dedicated transceiver reference clock.
refclk_fmca_p	Input	1	625 MHz dedicated transceiver reference clock. Programmable to 297 or 296.7033 MHz from the Clock Control GUI.
sdi_refclk_sma_p	Input	1	Dedicated transceiver reference clock that is connected to the second TX PLL in parallel loopback designs with dynamic TX clock switching enabled. <i>Note:</i> You cannot demonstrate the parallel loopback designs with dynamic TX clock switching on the Intel Stratix 10 development kits.
clk_enet	Input	1	125 MHz clock.
<b>User DIP Switch, Push Buttons and LEDs</b>			
user_dipsw0	Input	1	DIP switch to switch the LEDs to display between rx_std or RX lock status.
user_pb0	Input	1	Push button to power down LMK03328 after switching the jumper settings.
cpu_resetrn	Input	1	Global reset.
user_led_g	Output	4	Green LED display.
user_led_r	Output	4	Red LED display.



On-board Si516, SDI Cable Driver and Equalizer Related Pins			
sdi_rx_p	Input	1	On-board SDI RX serial data.
sdi_tx_p	Output	1	On-board SDI TX serial data.
sdi_clk148_up	Output	1	Voltage control for Si516.
sdi_clk148_down	Output	1	Voltage control for Si516.
sdi_mf0_bypass	Output	1	On-board SDI RX Equalizer Bypass.
sdi_mf1_auto_sleep	Output	1	On-board SDI RX Equalizer Auto Sleep.
sdi_mf1_mute	Output	1	On-board SDI RX Equalizer Mute.
sdi_tx_sd_hdn	Output	1	On-board SDI TX cable driver slew rate control.

Nextera SDI FMC Daughter Card Pins on FMC Port A			
fmca_gbtclk_m2c_p0	Input	1	297 or 296.7 MHz dedicated transceiver reference clock from FMC port A.
fmca_dp_m2c_p2	Input	1	SDI RX serial data from FMC port A.
fmca_la_tx_p1	Input	1	RX cable equalizer lock status on Nextera daughter card.
fmca_dp_c2m_p0	Output	1	SDI TX serial data from FMC port A.
fmca_la_tx_p12	Output	1	Initialize LMH1983 on Nextera daughter card.
fmca_la_tx_n12	Output	1	F sync signal LMH1983 on Nextera daughter card.
fmca_la_tx_p14	Output	1	V sync signal LMH1983 on Nextera daughter card.
fmca_la_tx_n14	Output	1	H sync signal LMH1983 on Nextera daughter card.
fmca_la_tx_p15	Output	1	Power-down signal LMH1983 on Nextera daughter card.

Terasic SDI FMC Daughter Card Pins on FMC Port A			
fmca_dp_m2c_p8	Input	1	SDI RX serial data from FMC port A.
fmca_la_rx_n3	Input	1	RX cable equalizer lock status on Terasic daughter card.
fmca_dp_c2m_p2	Output	1	SDI TX serial data from FMC port A.

Table 16. RX/TX/DU Top Signals

Signal	Direction	Width	Description
<b>Clocks</b>			
rx_cdr_refclk	Input	1	RX transceiver reference clock. This clock must be a free-running clock.
rx_core_refclk	Input	1	SDI RX core clock. This clock must be a free-running clock.

*continued...*



Signal	Direction	Width	Description
<b>Clocks</b>			
			<p><i>Note:</i> For Intel Stratix 10 devices, assign this clock to a GPIO clock instead of a transceiver reference clock pin if the following conditions apply:</p> <ul style="list-style-type: none"> <li>• Uses channel 0 and channel 3 in a transceiver bank.</li> <li>• SDI RX and TX cores are placed in either one of these channels.</li> <li>• Both SDI RX and RX cores are in multi-rate mode.</li> </ul>
tx_pll_refclk	Input	1	TX PLL reference clock. This clock must be a free-running clock.
tx_pll_refclk_alt	Input	1	Secondary TX PLL reference clock. This clock must be a free-running clock.
rx_rcfg_mgmt_clk	Input	1	<p>RX reconfiguration management clock, Avalon-MM interface clock, and PHY reset control input clock. This clock must be a free-running clock.</p> <p><i>Note:</i> For Intel Stratix 10 devices, assign this clock to a GPIO clock instead of a transceiver reference clock pin if the following conditions apply:</p> <ul style="list-style-type: none"> <li>• Uses channel 0 and channel 3 in a transceiver bank.</li> <li>• SDI RX and TX cores are placed in either one of these channels.</li> <li>• Both SDI RX and RX cores are in multi-rate mode.</li> </ul>
tx_rcfg_mgmt_clk	Input	1	TX reconfiguration management clock, and Avalon-MM interface clock, and PHY reset control input clock. This clock must be a free-running clock.
rx_vid_clkout	Output	1	RX transceiver recovered parallel clock for video data.
tx_vid_clkout	Output	1	TX transceiver recovered parallel clock for video data.

<b>Reset</b>			
tx_resetn	Input	1	TX core and PHY reset signal.
rx_resetn	Input	1	RX core and PHY reset signal.
tx_rcfg_mgmt_resetn	Input	1	TX reconfiguration reset signal.
rx_rcfg_mgmt_resetn	Input	1	RX reconfiguration reset signal.
sdi_rx_rst_proto_out	Output	1	Reset signal generated to reset the receiver downstream protocol logic. This generated reset signal is synchronous to rx_vid_clkout clock domain.

<b>Video Signal Interfaces (Interface with Video Image and Processing (VIP) Components)</b>			
rx_vid_data	Output	20*N	<p>Receiver parallel video data out.</p> <p><i>Note:</i> N = 4 (multi-rate design) or 1 (triple-rate design)</p>
rx_vid_datavalid	Output	1	<p>Data valid signal generated from SDI RX core. The timing must be synchronous to rx_vid_clkout and has the following settings:</p> <ul style="list-style-type: none"> <li>• SD-SDI: 1H 4L 1H 5L</li> <li>• HD/3G/6G/12G-SDI: H</li> </ul>

*continued...*





Video Signal Interfaces (Interface with Video Image and Processing (VIP) Components)			
rx_vid_std	Output	3	<p>Received video standard.</p> <ul style="list-style-type: none"> <li>3'b000: SD-SDI</li> <li>3'b001: HD-SDI</li> <li>3'b011: 3G-SDI Level A</li> <li>3'b010 3G-SDI Level B</li> <li>3'b101: 6G-SDI 4 Streams Interleaved</li> <li>3'b100: 6G-SDI 8 Streams Interleaved</li> <li>3'b111: 12G-SDI 8 Streams Interleaved</li> <li>3'b110: 12G-SDI16 Streams Interleaved</li> </ul>
rx_vid_locked	Output	1	<p>Frame locked indicates that the IP core has spotted multiple frames with the same timing.</p>
rx_vid_hsync	Output	$N$	<p>Horizontal blanking interval timing signal. The receiver asserts this signal when the horizontal blanking interval is active.</p> <p><i>Note:</i> <math>N = 4</math> (multi-rate design) or 1 (triple-rate design)</p>
rx_vid_vsync	Output	$N$	<p>Vertical blanking interval timing signal. The receiver asserts this signal when the vertical blanking interval is active.</p> <p><i>Note:</i> <math>N = 4</math> (multi-rate design) or 1 (triple-rate design)</p>
rx_vid_f	Output	$N$	<p>Field bit timing signal. This signal indicates which video field is currently active. For interlaced frame, 0 means first field (F0) while 1 means second field (F1). For progressive frame, the value is always 0.</p> <p><i>Note:</i> <math>N = 4</math> (multi-rate design) or 1 (triple-rate design)</p>
rx_vid_trs	Output	$N$	<p>On-board SDI TX cable driver slew rate control.</p> <p><i>Note:</i> <math>N = 4</math> (multi-rate design) or 1 (triple-rate design)</p>
tx_vid_data	Output	$20*N$	<p>Receiver output signal that indicates current word is timing reference signal (TRS). This signal asserts at the first word of 3FF 000 000 TRS.</p> <p><i>Note:</i> <math>N = 4</math> (multi-rate design) or 1 (triple-rate design)</p>
tx_vid_datavalid	Input	1	<p>Transmitter parallel data valid. The timing (H: High, L: Low) must be synchronous to tx_pclk clock domain and has the following settings:</p> <ul style="list-style-type: none"> <li>SD-SDI = 1H 4L 1H 5L</li> <li>HD-SDI = H (for single-rate) and 1H 1L (triple-rate/multi-rate)</li> <li>3G/6G/12G-SDI = H</li> </ul>
tx_vid_std	Input	3	<p>Indicates the desired transmit video standard.</p> <ul style="list-style-type: none"> <li>3'b000: SD-SDI</li> <li>3'b001: HD-SDI</li> <li>3'b011: 3G-SDI Level A</li> <li>3'b010 3G-SDI Level B</li> <li>3'b101: 6G-SDI 4 Streams Interleaved</li> <li>3'b100: 6G-SDI 8 Streams Interleaved</li> <li>3'b111: 12G-SDI 8 Streams Interleaved</li> <li>3'b110: 12G-SDI16 Streams Interleaved</li> </ul>
tx_vid_trs	Input	1	<p>Transmitter TRS input.</p> <p>For use in LN, CRC, or payload ID insertion. Assert on the first word of both end of active video (EAV) TRS and start of active video (SAV) TRS.</p>



Other SDI Video Protocol Interfaces			
sdi_tx_enable_crc	Input	1	Enable CRC insertion for all SDI video standards, except SD-SDI.
sdi_tx_enable_ln	Input	1	Enable LN insertion for all SDI video standards, except SD-SDI.
sdi_tx_ln	Input	11*N	LN insertion in the data stream when sdi_tx_enable_ln = 1. <i>Note: N = 4 (multi-rate design) or 1 (triple-rate design)</i>
sdi_tx_ln_b	Input	11*N	LN insertion in the data stream when sdi_tx_enable_ln = 1. Only for 3G level B, 6G 8 streams interleaved, and 12G 16 streams interleaved. <i>Note: N = 4 (multi-rate design) or 1 (triple-rate design)</i>
sdi_tx_vpid_overwrite	Input	1	Enable this signal to overwrite the existing payload ID embedded in the data stream.
sdi_tx_line_f0	Input	11*N	Indicates the line number to be inserted with the payload ID.
sdi_tx_line_f1	Input	11*N	
sdi_tx_vpid_byte1	Input	8*N	Payload ID byte to be inserted in the payload ID field.
sdi_tx_vpid_byte2	Input	8*N	
sdi_tx_vpid_byte3	Input	8*N	
sdi_tx_vpid_byte4	Input	8*N	
sdi_tx_vpid_byte1_b	Input	8*N	
sdi_tx_vpid_byte2_b	Input	8*N	
sdi_tx_vpid_byte3_b	Input	8*N	
sdi_tx_vpid_byte4_b	Input	8*N	
sdi_rx_coreclk_is_ntsc_paln	Input	1	To indicate whether rx_coreclk is 148.5 MHz or 148.35 MHz: <ul style="list-style-type: none"> <li>0: 148.5 MHz</li> <li>1: 148.35 MHz</li> </ul>
sdi_tx_datavalid	Output	1	Data valid signal generated from SDI TX core. The timing (H: High, L: Low) is synchronous to tx_vid_clkout and has the following settings: <ul style="list-style-type: none"> <li>SD-SDI = 1H 4L 1H 5L</li> <li>HD-SDI = H (for single-rate) and 1H 1L (triple-rate/multi-rate)</li> <li>3G/6G/12G-SDI = H</li> </ul>
sdi_rx_align_locked	Output	1	Alignment locked indicating the IP core has spotted a TRS and word alignment performed.
sdi_rx_trs_locked	Output	N	TRS locked indicating the IP core has spotted six consecutive TRS with same timing. <i>Note: N = 4 (multi-rate design) or 1 (triple-rate design)</i>
sdi_rx_clkout_is_ntsc_paln	Output	1	Indicates that the receiver is receiving video rate at integer or fractional frame rate: <ul style="list-style-type: none"> <li>0: Integer frame rate</li> <li>1: Fractional frame rate</li> </ul>

**continued...**



Other SDI Video Protocol Interfaces			
sdi_rx_format	Output	4*N	Received video transport format. Refer to the <i>IP User Guide</i> for the encoding value. <i>Note: N = 4 (multi-rate design) or 1 (triple-rate design)</i>
sdi_rx_ap	Output	N	Active picture interval timing signal. This signal asserts when the active picture interval is active.
sdi_rx_eav	Output	N	Receiver output signal that indicates current TRS is EAV. This signal is asserted at the fourth word of TRS, which is the XYZ word.
sdi_rx_ln	Output	11*N	Received line number from protocol.
sdi_rx_ln_b	Output	11*N	
sdi_rx_crc_error_c	Output	N	CRC error status signal from protocol.
sdi_rx_crc_error_y	Output	N	
sdi_rx_crc_error_c_b	Output	N	
sdi_rx_crc_error_y_b	Output	N	
sdi_rx_line_f0	Output	11*N	Payload ID status from protocol.
sdi_rx_line_f1	Output	11*N	
sdi_rx_vpid_byte1	Output	8*N	
sdi_rx_vpid_byte2	Output	8*N	
sdi_rx_vpid_byte3	Output	8*N	
sdi_rx_vpid_byte4	Output	8*N	
sdi_rx_vpid_checksum_error	Output	N	
sdi_rx_vpid_valid	Output	N	
sdi_rx_vpid_byte1_b	Output	8*N	
sdi_rx_vpid_byte2_b	Output	8*N	
sdi_rx_vpid_byte3_b	Output	8*N	
sdi_rx_vpid_byte4_b	Output	8*N	
sdi_rx_vpid_checksum_error_b	Output	N	
sdi_rx_vpid_valid_b	Output	N	

Transceiver Interfaces			
tx_pll_refclk_sel	Input	1	Indicates which reference clock to be used by the TX transceiver. <ul style="list-style-type: none"> <li>0 = tx_pll_refclk</li> <li>1 = tx_pll_refclk_alt</li> </ul> Always set to 1'b0 if you are not doing any TX clock dynamic switching.
tx_rcfg_cal_busy	Input	1	Transceiver calibration status to TX PHY reset controller.
rx_rcfg_cal_busy	Input	1	Transceiver calibration status to RX PHY reset controller and Rx reconfiguration management module.

*continued...*



Transceiver Interfaces			
gxb_rx_serial_data		1	RX transceiver serial data.
gxb_tx_serial_data	Output	1	TX transceiver serial data.
gxb_rx_ready	Output	1	RX transceiver status.
gxb_tx_ready	Output	1	TX transceiver status.
gxb_rx_cal_busy	Output	1	Calibration status signal from RX transceiver.
gxb_tx_cal_busy	Output	1	Calibration status signal from TX transceiver.
tx_pll_locked	Output	1	TX PLL lock status.
tx_pll_locked_alt	Output	1	TX PLL alt lock status.
cdr_reconfig_busy	Output	1	RX CDR reconfiguration status.
tx_reconfig_busy	Output	1	TX PLL/transceiver reconfiguration status.

Transceiver Reconfiguration Interfaces			
gxb_du_rcfg_write	Input	1	Reconfiguration interface signals from transceiver arbiter to duplex mode transceiver.
gxb_du_rcfg_read	Input	1	
gxb_du_rcfg_address	Input	11	
gxb_du_rcfg_writedata	Input	32	
gxb_du_rcfg_readdata	Output	32	
gxb_du_rcfg_waitrequest	Output	1	
gxb_rx_rcfg_write	Input	1	Reconfiguration interface signals from transceiver arbiter to RX transceiver.
gxb_rx_rcfg_read	Input	1	
gxb_rx_rcfg_address	Input	11	
gxb_rx_rcfg_writedata	Input	32	
gxb_rx_rcfg_readdata	Output	32	
gxb_rx_rcfg_waitrequest	Output	1	
gxb_tx_rcfg_write	Input	1	Reconfiguration interface signals from transceiver arbiter to TX transceiver.
gxb_tx_rcfg_read	Input	1	
gxb_tx_rcfg_address	Input	11	
gxb_tx_rcfg_writedata	Input	32	
gxb_tx_rcfg_readdata	Output	32	
gxb_tx_rcfg_waitrequest	Output	1	
rx_rcfg_readdata	Input	32	Reconfiguration interface signals from RX reconfiguration management module to transceiver arbiter.

**continued...**



Transceiver Reconfiguration Interfaces			
rx_rcfg_waitrequest	Input	1	
rx_rcfg_write	Output	1	
rx_rcfg_read	Output	1	
rx_rcfg_address	Output	11	
rx_rcfg_writedata	Output	32	
tx_rcfg_readdata	Input	32	Reconfiguration interface signals from TX reconfiguration management module to transceiver arbiter
tx_rcfg_waitrequest	Input	1	
tx_rcfg_write	Output	1	
tx_rcfg_read	Output	1	
tx_rcfg_address	Output	11	
tx_rcfg_writedata	Output	32	
tx_fpll_rcfg_write	Input	1	Reconfiguration interface signals to fPLL Avalon-MM interface.
tx_fpll_rcfg_read	Input	1	
tx_fpll_rcfg_writedata	Input	32	
tx_fpll_rcfg_address	Input	11	
tx_fpll_rcfg_readdata	Output	32	
tx_fpll_rcfg_waitrequest	Output	1	

Table 17. Loopback Top Signals

Signal	Direction	Width	Description
<b>Clocks</b>			
sdi_tx_clkout	Input	1	TX transceiver recovered parallel clock for video data.
sdi_rx_clkout	Input	1	RX transceiver recovered parallel clock for video data.
sdi_reclk_sysclk	Input	1	Input clock for reclock module (without external VCXO solution). This clock should be the same as fPLL reconfig_clk. <i>Note:</i> For Intel Stratix 10 devices, assign this clock to a GPIO clock instead of a transceiver reference clock pin if the following conditions apply: <ul style="list-style-type: none"> <li>• Uses channel 0 and channel 3 in a transceiver bank.</li> <li>• SDI RX and TX cores are placed in either one of these channels.</li> <li>• Both SDI RX and RX cores are in multi-rate mode.</li> </ul>
gxb_tx_ready	Input	1	Reset signal to the internal FIFO block to indicate that SDI TX is ready to receive.



Resets			
sdi_rx_rst_proto	Input	1	Reset signal from SDI RX core to indicate that the protocol is currently held in reset.
sdi_reclk_rst	Input	1	Reset signal to reclock module (without external VCXO solution).

SDI Related Signals			
sdi_rx_dataout	Input	20*N	Receiver recovered parallel video data. <i>Note: N = 4 (multi-rate design) or 1 (triple-rate design)</i>
sdi_rx_dataout_valid	Input	1	Data valid signal generated from SDI RX core.
sdi_rx_std	Input	3	Received video standard from SDI RX core.
sdi_rx_trs	Input	N	Receiver output signal from the IP core that indicates current word is TRS. <i>Note: N = 4 (multi-rate design) or 1 (triple-rate design)</i>
sdi_rx_trs_locked	Input	N	TRS locked status signal from SDI RX core. <i>Note: N = 4 (multi-rate design) or 1 (triple-rate design)</i>
sdi_rx_frame_locked	Input	1	Frame locked status signal from SDI RX core.
sdi_tx_dataout_valid	Input	1	Data valid signal generated from SDI TX core.
sdi_rx_h	Input	1	Horizontal blanking interval timing signal extracted from SDI RX core.
sdi_rx_format	Input	4	Received video transport format.
sdi_rx_clkout_is_ntsc_paln	Input	1	Indication from SDI RX core that the receiver is receiving video rate at integer or fractional frame rate.
sdi_tx_datain	Output	20*N	Parallel video data input to SDI TX core. <i>Note: N = 4 (multi-rate design) or 1 (triple-rate design)</i>
sdi_tx_datain_valid	Output	1	Data valid for the transmitter parallel data to SDI TX core.
sdi_tx_trs	Output	1	Transmitter TRS input to indicate that the current word is a TRS to SDI TX core.
sdi_tx_std	Output	3	Indicates the desired transmit video standard to SDI TX core.

Voltage Control Signals for On-board Si516			
vcoclk_up	Output	1	Voltage up signal to Si516 to increase the voltage.
vcoclk_down	Output	1	Voltage down signal to Si516 to decrease the voltage.

fPLL Reconfiguration Signals			
pll_locked	Input	1	PLL lock status signal.
pll_reconfig_readdata	Input	32	Reconfiguration interface signals to fPLL Avalon-MM interface.
pll_reconfig_waitrequest	Input	1	
pll_reconfig_write	Output	1	

*continued...*



fPLL Reconfiguration Signals			
pll_reconfig_read	Output	1	
pll_reconfig_writedata	Output	32	
pll_reconfig_address	Output	11	

**Table 18. Transceiver Arbiter Signals**

Signal	Direction	Width	Description
On-board Oscillator Signals			
clk	Input	1	Reconfiguration clock. This clock should be sharing the same clock as reconfiguration management blocks. <i>Note:</i> For Intel Stratix 10 devices, assign this clock to a GPIO clock instead of a transceiver reference clock pin if the following conditions apply: <ul style="list-style-type: none"> <li>• Uses channel 0 and channel 3 in a transceiver bank.</li> <li>• SDI RX and TX cores are placed in either one of these channels.</li> <li>• Both SDI RX and RX cores are in multi-rate mode.</li> </ul>
reset	Input	1	Reset signal. This reset should be sharing the same reset as reconfiguration management blocks.
rx_rcfg_en	Input	1	RX reconfiguration enable signal.
tx_rcfg_en	Input	1	TX reconfiguration enable signal.
rx_rcfg_ch	Input	2	Indicates which channel to be reconfigured on RX. Always assign to 2'b00 for SDI case.
tx_rcfg_ch	Input	2	Indicates which channel to be reconfigured on TX. Always assign to 2'b00 for SDI case.
rx_reconfig_mgmt_write	Input	1	Reconfiguration Avalon-MM interfaces from RX reconfiguration management.
rx_reconfig_mgmt_read	Input	1	
rx_reconfig_mgmt_address	Input	11	
rx_reconfig_mgmt_writedata	Input	32	
rx_reconfig_mgmt_readdata	Output	32	
rx_reconfig_mgmt_waitrequest	Output	1	
tx_reconfig_mgmt_write	Input	1	Reconfiguration Avalon-MM interfaces from TX reconfiguration management.
tx_reconfig_mgmt_read	Input	1	
tx_reconfig_mgmt_address	Input	11	

*continued...*



Signal	Direction	Width	Description
<b>On-board Oscillator Signals</b>			
tx_reconfig_mgmt_writedata	Input	32	Reconfiguration Avalon-MM interfaces to transceiver.
tx_reconfig_mgmt_readdata	Output	32	
tx_reconfig_mgmt_waitrequest	Output	1	
reconfig_write	Output	1	
reconfig_read	Output	1	
reconfig_address	Output	11	
reconfig_writedata	Output	32	
rx_reconfig_readdata	Input	32	
rx_reconfig_waitrequest	Input	1	
tx_reconfig_readdata	Input	1	
tx_reconfig_waitrequest	Input	1	
rx_cal_busy	Input	1	Calibration status signal from RX transceiver.
tx_cal_busy	Input	1	Calibration status signal from TX transceiver.
rx_reconfig_cal_busy	Output	1	Calibration status signal to RX transceiver PHY reset control.
tx_reconfig_cal_busy	Output	1	Calibration status signal from TX transceiver PHY reset control.

<b>Video Pattern Generator Signals</b>			
clk	Input	1	Clock signal. This clock must be connected to the tx_vid_clkout input signal on TX/Du top.
rst	Input	1	Reset signal. This reset signal should be synchronized with the tx_vid_clkout clock signal from the TX/Du top.
bar_100_75n	Input	1	Enable this signal to generate 100% color-bar pattern. Disable to generate 75% color-bar pattern.
enable	Input	1	This signal acts as a data valid signal to this module. This signal should be connected to the sdi_tx_datavalid signal from the TX/Du top.
patho	Input	1	Enable this signal to generate pathological pattern.
blank	Input	1	Enable this signal to generate blank signal.
no_color	Input	1	Enable this signal to generate bar with no color.
sgmt_frame	Input	1	Enable this signal to generate payload ID for segmented frame video format when generating 1080i50 or 1080i60 video.
tx_std	Input	3	Indicates the desired transmit video standard. This input signal must match tx_vid_std on the TX/Du top.
<i>continued...</i>			





Video Pattern Generator Signals			
tx_format	Input	4	Indicates the desired transmit video format.
dl_mapping	Input	1	Enable this signal to generate data streams with dual-link mapping. <i>Note:</i> Applicable only for HD dual link or 3G Level B dual link video standard.
ntsc_paln	Input	1	Enable this signal to generate payload ID for fractional frame rate video format. Disable to generate integer frame rate video format.
dout	Output	20*S	Data output signal to be connected to the tx_vid_data input signal on the TX/Du top.
dout_valid	Output	1	Data valid output signal to be connected to the tx_vid_datavalid input signal on the TX/Du top.
trs	Output	1	TRS output signal to be connected to the tx_vid_trs input signal on the TX/Du top.
ln	Output	11*S	Line number output signal to be connected to the sdi_tx_ln input signal on the TX/Du top.
dout_b	Output	20*S	Data output signal for link B (HD dual link).
dout_valid_b	Output	1	Data valid output signal for link B (HD dual link).
trs_b	Output	1	TRS output signal for link B (HD dual link).
ln_b	Output	11*S	Line number output signal to be connected to the sdi_tx_ln_b input signal on the TX/Du top.
vpid_byte1	Input	8*N	The payload ID output signal to be connected to sdi_tx_vpid_byte1 input signal on TX/Du top.
vpid_byte2	Input	8*N	The payload ID output signal to be connected to sdi_tx_vpid_byte2 input signal on TX/Du top.
vpid_byte3	Input	8*N	The payload ID output signal to be connected to sdi_tx_vpid_byte3 input signal on TX/Du top.
vpid_byte4	Input	8*N	The payload ID output signal to be connected to sdi_tx_vpid_byte4 input signal on TX/Du top.
vpid_byte1_b	Input	8*N	The payload ID output signal to be connected to sdi_tx_vpid_byte1_b input signal on TX/Du top.
vpid_byte2_b	Input	8*N	The payload ID output signal to be connected to sdi_tx_vpid_byte2_b input signal on TX/Du top.
vpid_byte3_b	Input	8*N	The payload ID output signal to be connected to sdi_tx_vpid_byte3_b input signal on TX/Du top.
vpid_byte4_b	Input	8*N	The payload ID output signal to be connected to sdi_tx_vpid_byte4_b input signal on TX/Du top.
line_f0	Output	11*N	The line number output signal to be inserted with the payload ID. This signal must connect to sdi_tx_line_f0 input signal on TX/Du top.
line_f1	Output	11*N	The line number output signal to be inserted with the payload ID. This signal must connect to sdi_tx_line_f1 input signal on TX/Du top.



Pattern Generator Control Module Signals			
avmm_clk_in_clk	Input	1	Clock signal to Avalon-MM interface.
tx_clkout_in_clk	Input	1	Clock signal to Parallel I/O (PIO) IP. This clock must share the same clock as video pattern generator.
avmm_clk_reset_n	Input	1	Reset signal to Avalon-MM interface.
pattgen_rst_reset_in_0	Input	1	Input reset signals to a reset synchronizer which synchronizes the reset to the tx_clkout_in_clk clock domain.
pattgen_rst_reset_in_1	Input	1	
pattgen_rst_reset_out	Input	1	Output reset from the reset synchronizer. This reset synchronizes to the tx_clkout_in_clk clock domain and connects to the video pattern generator's input reset.
pattgen_ctrl_pio_out_port	Output	12	Output control signal from PIO to control the video pattern generator.

Device Initialization Module Signals			
clk	Input	1	Clock signal to reset delay module.
init_done	Output	1	Signal that indicates the device has finished its initialization stage after a programmable delay, which is determined by the CNTR_BITS parameter. <i>Note:</i> The CNTR_BITS parameter determines the bit width of the delay counter. The default value is 16.

## 2.6. Video Pattern Generator Parameters

Customize the video pattern generator parameters according to your design.

**Table 19. Video Pattern Generator Parameters**

Parameter	Valid Value	Default Value	Description
OUTW_MULTP	1, 4	1	Defines the width of the output ports. Select 4 for a multi-rate design, otherwise select 1.
SD_BIT_WIDTH	10, 20	10	Defines the generated SD interface bit width. This value must match with the SD interface bit width parameter of the SDI II TX core in the same design.
TEST_GEN_ANC	0, 1	0	Select 1 to generate the ancillary data packet in output stream. The module inserts the embedded Data ID (DID) packet with 10'h242 if TEST_GEN_VPID is not enabled.
TEST_GEN_VPID	0, 1	0	Select 1 to generate the payload ID packet in output streams. The module inserts the embedded Data ID (DID) packet with 10'h241.

## 2.7. Hardware Setup



To run the hardware test for parallel loopback designs, connect an SDI video generator to the receiver input pin.

- Connect an external video analyzer to the TX instance to verify full functionality.
- To validate if the RX core locks to the signal and receives the video data correctly, use the on-board LEDs that display the RX status.

To run the hardware test for serial loopback designs, connect the transmitter output pin directly to the receiver input pin.

- To validate if the RX core locks to the signal and receives the video data correctly, use the on-board LEDs that display the RX status.
- You may also connect an SDI signal analyzer to the transmitter output pin to view the generated image.

**Table 20. On-board User LED Functions**

SW1.1 ON/OFF	Function
ON	D9, D7, and D4 indicate the receiver video standard: <ul style="list-style-type: none"> <li>• 000: SD-SDI</li> <li>• 001: HD-SDI</li> <li>• 010: 3G Level B</li> <li>• 011: 3G Level A</li> <li>• 100: 6G 8 Streams Interleaved</li> <li>• 101: 6G 4 Streams Interleaved</li> <li>• 110: 12G 16 Streams Interleaved</li> <li>• 111: 12G 8 Streams Interleaved</li> </ul>
OFF	<ul style="list-style-type: none"> <li>• D9: Illuminates when <code>align_locked</code> asserts</li> <li>• D7: Illuminates when <code>trs_locked</code> asserts</li> <li>• D4: Illuminates when <code>frame_locked</code> asserts</li> </ul>

## 2.8. Simulation Testbench

The simulation testbench checks for the assertion of the `trs_locked` signal. The testbench also detects the number of transceiver reconfiguration triggered after every video standard switching.

Figure 16. Simplex Mode Simulation Testbench Block Diagram





Figure 17. Duplex Mode Simulation Testbench Block Diagram




- (1) Block/Connection only required for triple-rate/multi-rate designs.
  - (2) Block/Connection only required for TX PLL switching designs.
  - (3) Block/Connection only required for TX PLL reference clock switching designs.
  - (4) Block/Connection only required for multi-rate designs, else it is a direct connection within the system.
  - (5) Downstream PLL in a ATX-fPLL cascading design, pll\_locked signal from the upstream PLL is not connected.
- ➡ Parallel Data
  - ➡ Serial Data
  - ➡ Control/Status
  - ➡ Avalon-MM

Table 21. Testbench Components

Component	Description
Testbench Control	This block controls the test sequence of the simulation and generates the necessary stimulus signals to the TX and video pattern generator blocks.
RX Checker	This checker detects the <code>trs_locked</code> signal from the RX protocol and compares the actual number of transceiver reconfigurations performed versus the expected number.
TX Checker	This checker verifies if the TX serial data contains a valid TRS signal.

**Figure 18. Sequence of Video Standards for Triple-Rate and Multi-Rate Designs**




For single-rate designs, only one video standard is tested:

- HD-SDI single-rate—HD
- 3G-SDI single-rate—3G Level A

If you enable the **Dynamic Tx Clock Switching** parameter, only one video standard is being tested with 2 different TX PHY reference clocks to demonstrate the switching:

- HD-SDI single-rate—HD
- 3G-SDI single-rate/triple-rate—3G Level A
- Multi-rate—12G 8 streams interleaved

**Figure 19. Simulation Waveform**




A successful simulation ends with the following message:

```

#### TRANSMIT TEST COMPLETED SUCCESSFULLY! ####
#
#### Channel 1: RECEIVE TEST COMPLETED SUCCESSFULLY! ####
  
```

## 2.9. Upgrading Your Design

When you upgrade your designs to a later version, you may have to add, remove, or edit some of the generated files.



### Upgrading from Previous Versions of the Intel Quartus Prime Pro Edition Software

1. Click **IP Upgrade** to upgrade all the IP and Platform Designer files.
2. If you have triple-rate or multi-rate designs, update all the Native PHY config files location to the latest version in the simulation run script. For example, in the `mentor.do` file, update the version as in the following line:

```
vlog -sv \${USER_DEFINED_VERILOG_COMPILE_OPTIONS} "\${QSYS_SIMDIR}/../rtl/du/  
sdi_rx_phy/altera_xcvr_native_a10_<version>/  
sim/reconfig/altera_xcvr_native_a10_reconfig_parameters_CFG0.sv"
```

*Note:* You should be able to find the updated Native PHY library path in the specified folder indicated in the line.

3. Generate the same design example configuration in the new Intel Quartus Prime release version.
4. Compare the whole design example directory; replace the files that have changes with the new files and copy over the new files to your existing design.



### 3. SDI II Intel Stratix 10 FPGA IP Design Example User Guide Archives

---

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to 19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
19.2	19.1.1	<a href="#">SDI II Intel Stratix 10 FPGA IP Design Example User Guide</a>
19.1	19.1	<a href="#">SDI II Intel Stratix 10 FPGA IP Design Example User Guide</a>
18.0	18.0	<a href="#">SDI II Intel Stratix 10 FPGA IP Design Example User Guide</a>
17.1	17.1	<a href="#">Intel FPGA SDI II Design Example User Guide for Intel Stratix 10 Devices</a>



## 4. Document Revision History for the SDI II Intel Stratix 10 FPGA IP Design Example User Guide

Document Version	Intel Quartus Prime Version	Intel FPGA IP Version	Changes
2020.10.05	20.3	19.1.1	<ul style="list-style-type: none"> <li>Added a note regarding transceiver reference clock pin due to the limitation on transceiver reference clock pin connection to the core logic in specific channels in a transceiver bank for the following signals: <ul style="list-style-type: none"> <li>rx_core_refclk</li> <li>rx_rcfg_mgmt_clk</li> <li>tx_rcfg_mgmt_clk</li> <li>sdi_reclk_sysclk</li> <li>clk in the Transceiver Arbiter module</li> </ul> </li> <li>Added <i>Upgrading Your Design</i> section.</li> </ul>
2020.02.25	19.2	19.1.1	Edited the note in the description for the <b>Select Board</b> parameter in the <i>Design Example Parameters</i> section. This parameter is not applicable for any designs in <b>Bidirectional</b> mode.
2019.07.30	19.2	19.1.1	<ul style="list-style-type: none"> <li>Updated the <i>Directory Structure</i> section to include the following files and folder: <ul style="list-style-type: none"> <li>alt_reset_delay.v</li> <li>device_init.v</li> <li>reset_release.ip</li> <li>&lt;reset_release ip generated folder&gt;</li> </ul> </li> <li>Added the device initialization module in the block diagrams in the <i>IP Design Example Detailed Description</i> chapter.</li> <li>Added information about the device initialization module in the <i>Design Components</i> section.</li> <li>Updated the description for tx_rcfg_mgmt_clk and rx_rcfg_mgmt_clk clocks in the <i>Clocking Scheme Signals</i> section to include that these signals also clock the reset delay block in the device initialization module.</li> <li>Added information about the device initialization signals in the <i>Interface Signals</i> section.</li> </ul>

continued...



Document Version	Intel Quartus Prime Version	Intel FPGA IP Version	Changes
2019.04.01	19.1	-	<ul style="list-style-type: none"> <li>Edited all the parallel and serial loopback serial and parallel design example block diagrams to include the TX reconfiguration management block in the <i>Parallel Loopback Design Examples</i>, <i>Serial Loopback Design Examples</i>, and <i>Simulation Testbench</i> sections.</li> <li>Added Terasic 12G-SDI FMC daughter card in the <i>Hardware and Software Requirements</i> section. This daughter card is required if your design targets an Intel Stratix 10 L-tile device.</li> <li>Updated the steps for specifying the clock controller settings and programing the device in the <i>Compiling and Testing the Design</i> section.</li> <li>Updated the guidelines about the connections and settings for multi-rate designs in the <i>Connections and Settings Guidelines</i> section to include information about the Terasic 12G-SDI FMC daughter card.</li> <li>Added support for parallel loopback without external VCXO designs for multi-rate modes. This option is available only in Intel Stratix 10 H-tile and L-tile production devices.</li> <li>Added option for Intel Stratix 10 L-tile development kit and a new parameter for selecting daughter card. The <b>Select Daughter Card</b> parameter enables you to choose either Nextera or Terasic daughter card for certain design variants.</li> <li>Added PLL information for parallel loopback without external VCXO multi-rate designs in the <i>Design Components</i> section. The design example provides an ATX-fPLL cascading configuration for optimal jitter performance.</li> <li>Updated the description about TX Refclock and TX Alt Refclock in the <i>Clocking Scheme Signals</i> section. Added a note that for 12G-SDI designs, Intel recommends to place the <code>refclk</code> pin within the same transceiver bank as the TX PLL block to ensure optimal jitter performance in your design.</li> <li>Added description for a new input signal, <code>gxb_tx_ready</code>, in the <i>Interface Signals</i> section. This reset signal indicates that TX is ready to receive.</li> <li>Edited the description for the <code>tx_pll_refclk_sel</code> signal in the <i>Interface Signals</i> section to include information about the dynamic switching feature.</li> <li>Added description for <code>sdi_refclk_sma_p</code> in the <i>Interface Signals</i> section. This signal is a dedicated transceiver reference clock that is connected to the second TX PLL in parallel loopback designs with dynamic TX clock switching enabled.</li> <li>Added description for the Terasic SDI FMC daughter card pins on FMC port A in the <i>Interface Signals</i> section.</li> </ul>
2018.05.07	18.0	-	<ul style="list-style-type: none"> <li>Renamed Intel FPGA SDI II IP core to IP core as part of standardizing and rebranding exercise.</li> <li>Renamed hard transceiver to Native PHY IP for better clarity.</li> <li>Added information about the newly added <b>Parallel loopback without external VCXO</b> design option. This option is now available for Intel Stratix 10 designs. Only fPLL is applicable with this option.</li> </ul>

*continued...*



Document Version	Intel Quartus Prime Version	Intel FPGA IP Version	Changes
			<ul style="list-style-type: none"> <li>Updated the <i>Directory Structure</i> section with new folders and files for loopback design and simulation:                             <ul style="list-style-type: none"> <li>– sdi_reclock.v</li> <li>– pid_controller.v</li> <li>– rcfg_pll_frac.v</li> <li>– modelsim_files.tcl</li> <li>– ncsim_files.tcl</li> <li>– riviera_files.tcl</li> <li>– vcs_files.tcl</li> <li>– vcsmx_files.tcl</li> <li>– xcelium_files.tcl</li> <li>– tb_ln_check.v</li> <li>– cds.lib</li> <li>– hdl.var</li> <li>– xcelium_setup.sh</li> <li>– xcelium_sim.sh</li> </ul> </li> <li>Added a note that fPLL is only available when you select the <b>Parallel loopback without external VCXO</b> design.</li> <li>Added information that the multi-rate designs support rx_coreclk frequency of 297 MHz.</li> <li>Added instructions to run simulation using the Xcelium Parallel Simulator in the <i>Simulating the Design</i> section.</li> <li>Edited the <i>Hardware and Software Requirements</i> section to include the Xcelium Parallel simulator.</li> <li>Added the 125-MHz clock signal (clk_enet) in the <i>Interface Signals</i> section.</li> <li>Updated description for refclk_qlfp1_p. The signal is programmable to 148.5, 148.35165, or 100 MHz from the Clock Controller.</li> <li>Edited the design example block diagrams to remove an incorrect data connection.</li> </ul>
2017.11.06	17.1	–	Initial release.