




# High-Definition Multimedia Interface (HDMI) Intel FPGA IP Release Notes



## Contents

---

<b>1. Intel FPGA HDMI IP Release Notes.....</b>	<b>3</b>
1.1. HDMI Intel FPGA IP v19.6.0.....	3
1.2. HDMI Intel FPGA IP v19.5.0.....	4
1.3. HDMI Intel FPGA IP v19.4.0.....	4
1.4. HDMI Intel FPGA IP v19.3.0.....	5
1.5. HDMI Intel FPGA IP v19.1.....	5
1.6. HDMI Intel FPGA IP v18.1 Update 1.....	5
1.7. HDMI Intel FPGA IP v18.1.....	5
1.8. HDMI Intel FPGA IP v18.0.....	6
1.9. Intel FPGA HDMI IP Core v17.1.....	7
1.10. HDMI IP Core v17.0.....	8
1.11. HDMI IP Core v16.1.....	8
1.12. HDMI IP Core v16.0.....	9
1.13. HDMI IP Core v15.1.....	9
1.14. HDMI IP Core v15.0 Update 1.....	10
1.15. HDMI IP Core v15.0.....	10
1.16. HDMI IP Core v14.1.....	10
1.17. HDMI Intel FPGA IP User Guide Archives.....	11
1.18. HDMI Intel Arria 10 FPGA IP Design Example User Guide Archives.....	11
1.19. HDMI Intel Cyclone 10 GX FPGA IP Design Example User Guide Archives.....	12
1.20. HDMI Intel Stratix 10 FPGA IP Design Example User Guide Archives.....	12



## 1. Intel FPGA HDMI IP Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the *Intel® Quartus® Prime Design Suite Update Release Notes*.

Intel FPGA IP versions match the Intel Quartus Prime Design Suite software versions until v19.1. Starting in Intel Quartus Prime Design Suite software version 19.2, Intel FPGA IP has a new versioning scheme.

The Intel FPGA IP version (X.Y.Z) number can change with each Intel Quartus Prime software version. A change in:

- X indicates a major revision of the IP. If you update the Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

### Related Information

- [Intel Quartus Prime Design Suite Update Release Notes](#)
- [Introduction to Intel FPGA IP Cores](#)
- [HDMI Intel FPGA IP User Guide](#)
- [HDMI Intel Arria 10 FPGA IP Design Example User Guide](#)
- [HDMI Intel Cyclone 10 GX IP FPGA Design Example User Guide](#)
- [HDMI Intel Stratix 10 FPGA IP Design Example User Guide](#)
- [Errata for HDMI Intel FPGA IP in the Knowledge Base](#)

### 1.1. HDMI Intel FPGA IP v19.6.0

Table 1. v19.6.0 2020.12.14

Intel Quartus Prime Version	Description	Impact
20.4	Added support for HDMI 2.1 with fixed rate link (FRL) enabled for Intel Stratix® 10 devices.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.



## 1.2. HDMI Intel FPGA IP v19.5.0

Table 2. v19.5.0 2020.09.28

Intel Quartus Prime Version	Description	Impact
20.3	<p>The HDMI Intel FPGA IP is repackaged. Added the following new parameters to include a RAM for storing EDID and I<sup>2</sup>C master or slave depending on the selected direction.</p> <ul style="list-style-type: none"><li>• Include I2C</li><li>• Include EDID RAM</li><li>• EDID RAM size</li><li>• RAM file path</li><li>• HPD polarity</li></ul>	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
	<p>Made changes in the interface as a result of the repackaging. Refer to the <i>Source Interfaces</i> and <i>Sink Interfaces</i> section in the <i>HDMI Intel FPGA IP User Guide</i> for more information.</p>	

## 1.3. HDMI Intel FPGA IP v19.4.0

Table 3. v19.4.0 2020.06.22

Intel Quartus Prime Version	Description	Impact
20.2	<p>Added support for High-bandwidth Digital Content Protection (HDCP) feature for Intel Stratix 10 devices. This feature has also been available for Intel Arria® 10 devices since the Intel Quartus Prime Pro Edition software version 19.3 and later.</p>	The HDCP feature is not included in the Intel Quartus Prime Pro Edition software. To access the HDCP feature, contact Intel at <a href="https://www.intel.com/content/www/us/en/broadcast/products/programmable/applications/connectivity-solutions.html">https://www.intel.com/content/www/us/en/broadcast/products/programmable/applications/connectivity-solutions.html</a> .

Table 4. v19.4.0 2020.04.13

Intel Quartus Prime Version	Description	Impact
20.1	<p>Added support for deep color implementation for HDMI 2.1 with fixed rate link (FRL) enabled. HDMI 2.1 is available only for Intel Arria 10 devices.</p>	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
	<p>Enabled a DIP switch (<code>dipsw</code>) for HDMI 2.1 design examples. The switch enables you to toggle between passthrough mode and independent RX and TX mode, which can operate at different link rates.</p>	



## 1.4. HDMI Intel FPGA IP v19.3.0

**Table 5. v19.3.0 2019.12.16**

Intel Quartus Prime Version	Description	Impact
19.4	Added support for HDMI 2.1 with fixed rate link (FRL) enabled for Intel Arria 10 devices.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
	Added the <b>Support FRL</b> parameter in the HDMI Intel FPGA IP parameter editor.	

## 1.5. HDMI Intel FPGA IP v19.1

**Table 6. v19.1 April 2019**

Description	Impact
Enabled final support for Intel Stratix 10 L-tile and H-tile devices. The design examples now target Intel Stratix 10 production devices.	If you want to target your designs to use Intel Stratix 10 L-tile devices, you must upgrade your IP core.

## 1.6. HDMI Intel FPGA IP v18.1 Update 1

### 18.1.1 December 2018

- For Intel Stratix 10 H-Tile devices, added VID\_OPERATION\_MODE "PMBUS MASTER" and PWRMGMT settings to the video connectivity design example IP .qsf file to enable Intel Stratix 10 SmartVID and power management capabilities.

### Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [HDMI Intel FPGA IP User Guide](#)
- [HDMI Intel Arria 10 FPGA Design Example User Guide](#)
- [HDMI Intel Cyclone 10 GX FPGA Design Example User Guide](#)
- [HDMI Intel Stratix 10 FPGA Design Example User Guide](#)
- [Errata for HDMI Intel FPGA IP in the Knowledge Base](#)

## 1.7. HDMI Intel FPGA IP v18.1

**Table 7. v18.1 September 2018**

Description	Impact
Improved the HDMI RX video lock time for HDMI 2.0 for Intel Stratix 10 design examples.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added support for Bitec HDMI FMC daughter card revision 11 in the Intel Arria 10, Intel Cyclone® 10 GX, and Intel Stratix 10 design examples.	

### Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [HDMI Intel FPGA IP User Guide](#)



- [HDMI Intel Arria 10 FPGA Design Example User Guide](#)
- [HDMI Intel Cyclone 10 GX FPGA Design Example User Guide](#)
- [HDMI Intel Stratix 10 FPGA Design Example User Guide](#)
- [Errata for HDMI Intel FPGA IP in the Knowledge Base](#)

## 1.8. HDMI Intel FPGA IP v18.0

**Table 8. v18.0 May 2018**

Description	Impact
Renamed Intel FPGA HDMI IP to HDMI Intel FPGA IP as part of standardizing and rebranding exercise.	-
Added preliminary support for Intel Stratix 10 (H-Tile) devices.	The Intel Stratix 10 devices are only available in the Intel Quartus Prime Pro Edition software.
Updated the HDMI Intel FPGA IP to support <i>HDMI Specification 2.0b</i> .	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added support for Xcelium* Parallel simulator.	
Added the following files: <ul style="list-style-type: none"> <li>• xcelium_files.tcl</li> <li>• xcelium_setup.sh</li> <li>• xcelium_sim.sh</li> </ul>	
Added support for SCDC read request feature in the HDMI RX core.	
Added final support for Intel Cyclone 10 GX devices.	The Intel Cyclone 10 GX devices are only available in the Intel Quartus Prime Pro Edition software.
Added new design examples for Intel Cyclone 10 GX devices in version 17.1.1 release. Refer to the <i>HDMI Intel Cyclone 10 GX FPGA IP Design Example User Guide</i> for more information.	

**Table 9. Design Files Required for IP Upgrade**

The implementation of the IP on hardware requires additional components specific to the device targeted.

These additional components, such as Native PHY, TX PLL, reconfiguration controller, are not included as part of the Intel Quartus Prime IP Upgrade flow. Upgrading an IP core would require the inclusion of these files generated as part of the IP design example.

Design Example	Required Files
Intel Arria 10	<ul style="list-style-type: none"> <li>• quartus\arria10_hdmi2_demo.qsf</li> <li>• rtl\gxb\gxb_tx_fpll.qsys—regenerate before you compile in the Intel Quartus Prime software.</li> <li>• rtl\hdmi_rx\hdmi_rx_top.v</li> <li>• rtl\hdmi_rx\mr_hdmi_rx_core_top.v</li> <li>• rtl\reconfig_mgmt\mr_reconfig_mgmt.v</li> <li>• rtl\sdc\arria10_hdmi2.sdc</li> <li>• rtl\arria10_hdmi2_demo.v</li> </ul>
Intel Cyclone 10 GX	<ul style="list-style-type: none"> <li>• quartus\c10_hdmi2_demo.qsf</li> <li>• rtl\sdc\c10_hdmi2.sdc</li> <li>• sdc\mr_clock_sync.sdc</li> <li>• rtl\sdc\mr_reconfig_mgmt.sdc</li> </ul>
<i>continued...</i>	



Design Example	Required Files
	<ul style="list-style-type: none"> <li>rtl\sdrc\rxtx_link.sdc</li> <li>rtl\c10_hdmi2_demo.v</li> <li>rtl\xcvr_transceiver_arbiter.v</li> </ul>

#### Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [HDMI Intel FPGA IP User Guide](#)
- [HDMI Intel Arria 10 FPGA Design Example User Guide](#)
- [HDMI Intel Cyclone 10 GX FPGA Design Example User Guide](#)
- [HDMI Intel Stratix 10 FPGA Design Example User Guide](#)
- [Errata for HDMI Intel FPGA IP in the Knowledge Base](#)

## 1.9. Intel FPGA HDMI IP Core v17.1

**Table 10. v17.1 November 2017**

Description	Impact
Renamed the following as per Intel rebranding: <ul style="list-style-type: none"> <li>• HDMI IP core to Intel FPGA HDMI IP core</li> <li>• Qsys to Platform Designer</li> </ul>	-
The <b>Support for deep color</b> parameter is now turned on by default.	-
Added advance support for Intel Cyclone 10 GX devices.	The Intel Cyclone 10 GX devices are only available in the Intel Quartus Prime Pro Edition software.
Added support for up to 32 audio channels.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added support for up to 1,536 kHz audio sample frequency.	
In previous versions of the Intel FPGA HDMI design example for Intel Arria 10 devices, the IOPLL and transceiver PLL output may experience additional jitter. The additional jitter occurs if you source the reference clock from a cascaded PLL output, global clock, or core clock. To compensate for the jitter, the designs require additional constraints. This issue has been fixed in the Intel Quartus Prime software version 17.1.	If you are upgrading designs that have these additional constraints from the previous versions of the Intel Quartus Prime software to version 17.1, you must revise the constraints. Refer to the <a href="#">KDB page</a> for more information.

#### Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Intel FPGA HDMI User Guide](#)
- [Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices](#)
- [Errata for Intel FPGA HDMI IP Core in the Knowledge Base](#)



## 1.10. HDMI IP Core v17.0

Table 11. v17.0 May 2017

Description	Impact
Available in both Quartus Prime Pro Edition and Quartus Prime Standard Edition.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added demonstration for HDR InfoFrame insertion and filtering.	
Changed to FPLL direct for TX transceiver.	
Enabled TX PMA recalibration.	

### Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [High-Definition Multimedia Interface \(HDMI\) User Guide](#)
- [HDMI Design Example User Guide](#)
- [Errata for HDMI IP Core in the Knowledge Base](#)

## 1.11. HDMI IP Core v16.1

Table 12. v16.1 October 2016

Description	Impact
The 16.1 version of the HDMI IP core is available only in Quartus Prime Standard Edition.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added new <b>Design Example</b> tab in the HDMI IP core parameter editor. The design example is for Arria 10 devices. Refer to the <i>HDMI IP Core Design Example User Guide</i> for more information.	
Changed audio_de port width to 1 bit.	
Added EDID information pass through from external sink to external source through the FPGA in the Arria 10 design example.	
Removed <b>Support 8-channel audio</b> parameter. The IP core supports 8-channel audio by default.	
Added version output port.	

### Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [High-Definition Multimedia Interface \(HDMI\) User Guide](#)
- [HDMI Design Example User Guide](#)
- [Errata for HDMI IP Core in the Knowledge Base](#)





## 1.12. HDMI IP Core v16.0

**Table 13. v16.0 May 2016**

Description	Impact
Added Audio Metadata Packet to comply to <i>HDMI Specification Version 2.0</i> .	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added new interface ports: <ul style="list-style-type: none"> <li>HDMI source <ul style="list-style-type: none"> <li>audio_metadata[164:0]</li> <li>audio_format[4:0]</li> </ul> </li> <li>HDMI sink <ul style="list-style-type: none"> <li>audio_metadata[164:0]</li> <li>audio_format[4:0]</li> <li>vid_lock</li> <li>aux_error</li> </ul> </li> </ul>	

### Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Altera High-Definition Multimedia Interface User Guide](#)
- [Errata for HDMI IP Core in the Knowledge Base](#)

## 1.13. HDMI IP Core v15.1

**Table 14. v15.1 November 2015**

Description	Impact
Added the following new GUI parameters: <ul style="list-style-type: none"> <li>HDMI source <ul style="list-style-type: none"> <li><b>Support for 8-channel audio</b></li> <li><b>Support for deep color</b></li> </ul> </li> <li>HDMI sink <ul style="list-style-type: none"> <li><b>Support for 8-channel audio</b></li> <li><b>Support for deep color</b></li> <li><b>Manufacturer OUI</b></li> <li><b>Device ID String</b></li> <li><b>Hardware Revision</b></li> </ul> </li> </ul>	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Updated the following interface ports: <ul style="list-style-type: none"> <li>HDMI source <ul style="list-style-type: none"> <li>Added ctrl</li> <li>Removed gcp_Set_AVMute and gcp_Clear_AVMute</li> </ul> </li> <li>HDMI sink <ul style="list-style-type: none"> <li>Added ctrl, mode, in_5v_power, and in_hpd</li> <li>Removed gcp_Set_AVMute and gcp_Clear_AVMute</li> </ul> </li> </ul>	

### Related Information

- [Introduction to Altera IP Cores](#)
- [High-Definition Multimedia Interface \(HDMI\) User Guide](#)
- [Errata for HDMI IP Core in the Knowledge Base](#)



## 1.14. HDMI IP Core v15.0 Update 1

**Table 15. v15.0 Update 1 June 2015**

Description	Impact
Fixed the timing violation on the oversampling block in the Arria V HDMI 2.0 design.	Upgrade if you are using the Arria V HDMI 2.0 design.

### Related Information

- [Introduction to Altera IP Cores](#)
- [High-Definition Multimedia Interface \(HDMI\) User Guide](#)
- [Errata for HDMI IP Core in the Knowledge Base](#)

## 1.15. HDMI IP Core v15.0

**Table 16. v15.0 May 2015**

Description	Impact
Upgraded support for HDMI specification compliance from version 1.4b to 2.0.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added 4 symbols per clock.	
Added Status and Control Data Channel (SCDC) for HDMI specification version 2.0.	
Added the following interface ports: <ul style="list-style-type: none"><li>• HDMI source<ul style="list-style-type: none"><li>– TMD5_Bit_clock_Ratio</li><li>– Scrambler_Enable</li></ul></li><li>• HDMI sink<ul style="list-style-type: none"><li>– TMD5_Bit_clock_Ratio</li></ul></li><li>• Avalon-MM SCDC Management<ul style="list-style-type: none"><li>– scdc_i2c_clk</li><li>– scdc_i2c_addr[7:0]</li><li>– scdc_i2c_r</li><li>– scdc_i2c_rdata[31:0]</li><li>– scdc_i2c_w</li><li>– scdc_i2c_wdata[31:0]</li></ul></li></ul>	

### Related Information

- [Introduction to Altera IP Cores](#)
- [High-Definition Multimedia Interface \(HDMI\) User Guide](#)
- [Errata for HDMI IP Core in the Knowledge Base](#)

## 1.16. HDMI IP Core v14.1

**Table 17. v14.1 December 2014**

Description	Impact
Initial release.	-

### Related Information

- [Introduction to Altera IP Cores](#)



- [High-Definition Multimedia Interface \(HDMI\) User Guide](#)
- [Errata for HDMI IP Core in the Knowledge Base](#)

## 1.17. HDMI Intel FPGA IP User Guide Archives

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to 19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
20.2	19.4.0	<a href="#">HDMI Intel FPGA IP User Guide</a>
20.1	19.4.0	<a href="#">HDMI Intel FPGA IP User Guide</a>
19.4	19.3.0	<a href="#">HDMI Intel FPGA IP User Guide</a>
19.3	19.1.0	<a href="#">HDMI Intel FPGA IP User Guide</a>
19.1	19.1	<a href="#">HDMI Intel FPGA IP User Guide</a>
18.1	18.1	<a href="#">HDMI Intel FPGA IP User Guide</a>
18.0	18.0	<a href="#">HDMI Intel FPGA IP User Guide</a>
17.1	17.1	<a href="#">HDMI IP Core User Guide</a>
17.0	17.0	<a href="#">HDMI IP Core User Guide</a>
16.1	16.1	<a href="#">HDMI IP Core User Guide</a>
16.0	16.0	<a href="#">HDMI IP Core User Guide</a>
15.1	15.1	<a href="#">HDMI IP Core User Guide</a>
15.0	15.0	<a href="#">HDMI IP Core User Guide</a>
14.1	14.1	<a href="#">HDMI IP Core User Guide</a>

## 1.18. HDMI Intel Arria 10 FPGA IP Design Example User Guide Archives

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to 19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
20.1	19.4.0	<a href="#">HDMI Intel Arria 10 FPGA IP Design Example User Guide</a>
19.4	19.3.0	<a href="#">HDMI Intel Arria 10 FPGA IP Design Example User Guide</a>
18.1	18.1	<a href="#">HDMI Intel Arria 10 FPGA IP Design Example User Guide</a>
17.1	17.1	<a href="#">Intel HDMI IP Design Example User Guide for Intel Arria 10 Devices</a>
17.0	17.0	<a href="#">Intel Arria 10 HDMI IP Core Design Example User Guide</a>
16.1	16.1	<a href="#">HDMI IP Core Design Example User Guide</a>



## 1.19. HDMI Intel Cyclone 10 GX FPGA IP Design Example User Guide Archives

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
18.1	18.1	<a href="#">Intel FPGA HDMI Design Example User Guide for Intel Cyclone 10 GX Devices</a>
17.1.1	17.1.1	<a href="#">Intel FPGA HDMI Design Example User Guide for Intel Cyclone 10 GX Devices</a>

## 1.20. HDMI Intel Stratix 10 FPGA IP Design Example User Guide Archives

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
20.3	19.5.0	<a href="#">HDMI Intel Stratix 10 FPGA IP Design Example User Guide</a>
20.2	19.4.0	<a href="#">HDMI Intel Stratix 10 FPGA IP Design Example User Guide</a>
19.1	19.1	<a href="#">HDMI Intel Stratix 10 FPGA IP Design Example User Guide</a>
18.0	18.0	<a href="#">HDMI Intel Stratix 10 FPGA IP Design Example User Guide</a>