

DDR2 and DDR3 SDRAM Controller with UniPHY Intel® FPGA IP Core Release Notes

2019.07.01

RN-1113



Subscribe



Send Feedback

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the *Intel® Quartus® Prime Design Suite Update Release Notes*.

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP versioning scheme (X.Y.Z) number changes from one software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Related Information

[Intel Quartus Prime Design Suite Update Release Notes](#)

DDR2 and DDR3 SDRAM Controller with UniPHY FPGA IP Core v19.1.0

Table 1: v19.1.0 2019.07.01

Intel Quartus Prime Version	Description	Impact
19.2	Verified in the Intel Quartus Prime software v19.2.	—

DDR2 and DDR3 SDRAM Controller with UniPHY FPGA IP Core v19.1

Table 2: v19.1 April 2019

Description	Impact
Verified in the Intel Quartus Prime software v19.1	—

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

ISO
9001:2015
Registered

ALTERA
now part of Intel

Related Information

- [External Memory Interface Handbook](#)
- [Errata for DDR3 SDRAM Controller with UniPHY IP core in the Knowledge Base](#)

DDR2 and DDR3 SDRAM Controller with UniPHY Intel FPGA IP Core v18.1

Table 3: v18.1 September 2018

Description	Impact
Verified in the Intel Quartus Prime software v18.1	—

Related Information

- [External Memory Interface Handbook](#)
- [Errata for DDR3 SDRAM Controller with UniPHY IP core in the Knowledge Base](#)

DDR2 and DDR3 SDRAM Controller with UniPHY Intel FPGA IP Core v18.0

Table 4: v18.0 May 2018

Description	Impact
Verified in the Intel Quartus Prime software v18.0	—

Related Information

- [External Memory Interface Handbook](#)
- [Errata for DDR3 SDRAM Controller with UniPHY IP core in the Knowledge Base](#)

DDR2 and DDR3 SDRAM Controller with UniPHY IP Core v17.1

Table 5: v17.1 November 2017

Description	Impact
Verified in the Intel Quartus Prime software v17.1.	—

Related Information

- [External Memory Interface Handbook](#)

- [Errata for DDR3 SDRAM Controller with UniPHY IP core in the Knowledge Base](#)

DDR2 and DDR3 SDRAM Controller with UniPHY IP Core v17.0

Table 6: v17.0 May 2017

Description	Impact
Verified in the Quartus Prime software v17.0	—

Related Information

- [External Memory Interface Handbook](#)
- [Errata for DDR3 SDRAM Controller with UniPHY IP core in the Knowledge Base](#)

DDR2 and DDR3 SDRAM Controller with UniPHY IP Core v16.1

Table 7: v16.1 November 2016

Description	Impact
Verified in the Quartus Prime software v16.1	—

Related Information

- [External Memory Interface Handbook](#)
- [Errata for DDR3 SDRAM Controller with UniPHY IP core in the Knowledge Base](#)