

BCH/RS FEC IP Core

General Features


- Compliant with G.975.1 Annex 4
- 8.56dB net coding gain at 10-15 output BER
- 10G or 40G rates and variable rates in between
- Generic CPU interface for control and monitoring

Key Features

- Enables replacement of 1.4 ASSPs
- Support for ASIC and FPGA implementation

Application Diagrams

Example Application: 40G



175 Mhz
li_tx_sys_Clk: The line transmit clock

175 Mhz
li_rx_sys_clk: The line received clock derived from the transponder

Statistics:

- corrected bits
- corrected ones
- corrected zeros
- corrected codes
- corrected blocks
- uncorrectable codes

Related Products

For additional information regarding Altera OTN IP products visit www.altera.com.

Want to Dig Deeper?

For more information about this IP core, please contact your Altera® sales representative or FAE, or visit www.altera.com.

Altera Corporation

101 Innovation Drive
San Jose, CA 95134
USA
Telephone: (408) 544-7000
www.altera.com

Altera European Headquarters

Holmers Farm Way
High Wycombe
Buckinghamshire
HP12 4XF
United Kingdom
Telephone: (44) 1494 602000

Altera Japan Ltd.

Shinjuku i-Land Tower 32F
6-5-1, Nishi-Shinjuku
Shinjuku-ku, Tokyo 163-1332
Japan
Telephone: (81) 3 3340 9480
www.altera.co.jp

Altera International Ltd.

Unit 11-18, 9/F
Millennium City 1, Tower 1
388 Kwun Tong Road
Kwun Tong
Kowloon, Hong Kong
Telephone: (852) 2945 7000

