



# Intel® Agilex™ Device Data Sheet



## Contents

---

<b>Intel® Agilex™ Device Data Sheet.....</b>	<b>3</b>
Electrical Characteristics.....	5
Operating Conditions.....	5
Switching Characteristics.....	29
Core Performance Specifications.....	30
Periphery Performance Specifications.....	39
E-Tile Transceiver Performance Specifications.....	48
P-Tile Transceiver Performance Specifications.....	52
H-Tile Transceiver Performance Specifications.....	57
HPS Performance Specifications.....	66
Configuration Specifications.....	100
General Configuration Timing Specifications.....	100
POR Specifications.....	101
External Configuration Clock Source Requirements.....	101
JTAG Configuration Timing.....	102
AS Configuration Timing.....	103
Avalon Streaming (Avalon-ST) Configuration Timing.....	105
Configuration Bit Stream Sizes.....	107
I/O Timing.....	107
Programmable IOE Delay.....	108
Glossary.....	108
Document Revision History for the Intel Agilex Device Data Sheet.....	112



## Intel® Agilex™ Device Data Sheet

This data sheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel® Agilex™ devices.

Until the data sheet status for a device reaches Final, the specifications are subject to change at any time and at Intel's discretion.

**Table 1. Data Sheet Status for Intel Agilex Devices (F-Series)**

Device	Tile	Package	Status
AGF 014	H-Tile & P-Tile	R17A	Preliminary
AGF 012/014	E-Tile & P-Tile	R24A	Preliminary
AGF 022/027	E-Tile & P-Tile	R25A	Preliminary
AGF 006/008	F-Tile	R16A	Advance
AGF 006/008/012/014	F-Tile	R20A	Advance
AGF 012/014/022/027	F-Tile	R24C	Advance
AGF 022/027	F-Tile	R31C	Advance

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.



**Table 2. Data Sheet Status for Intel Agilex Devices (I-Series)**

Device	Tile <sup>(1)</sup>	Package	Status
AGI 022/027	R-Tile & F-Tile	R29A	Advance
AGI 022/027	R-Tile & F-Tile	R31A	Advance
AGI 022/027	F-Tile	R31B	Advance

The following descriptors designate the status level currently applicable to the relevant variant:

- Advance: These are target specifications based on simulation.
- Preliminary: These specifications are based on simulation, early validation, and/or early characterization data.
- Final: These are production specifications based on silicon validation and/or characterization.

**Table 3. Intel Agilex Device Grades, Core Speed Grades, and Power Options Supported**

For specification status, see the *Data Sheet Status* table

Device Grade	Speed Grade and Power Option Supported
Extended	-E1V (fastest)
	-E2V
	-E3V
	-E3E
	-E4F
Industrial	-I1V
	-I2V
	-I3V
	-I3E

---

<sup>(1)</sup> R-tile and F-tile specifications will be available in a future release of the *Intel Agilex Device Data Sheet*.



The suffix after the speed grade denotes the power options offered in Intel Agilex devices.

- V—standard power (VID)
- E—lower power (VID)
- F—fixed voltage

### Related Information

[Package and Thermal Resistance website](#)

## Electrical Characteristics

The following sections describe the operating conditions and power consumption of Intel Agilex devices.

### Operating Conditions

Intel Agilex devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel Agilex devices, you must consider the operating requirements described in this section.

### Absolute Maximum Ratings

This section defines the maximum operating conditions for Intel Agilex devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

**Caution:** Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

**Table 4. Absolute Maximum Rating for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum	Maximum	Unit
V <sub>CC</sub>	Core voltage power supply	—	-0.5	1.14	V
V <sub>CCP</sub>	Periphery circuitry power supply	—	-0.5	1.14	V

*continued...*



Symbol	Description	Condition	Minimum	Maximum	Unit
V <sub>CCPT</sub>	Power supply for I/O PLL and I/O pre-driver	—	-0.5	2.08	V
V <sub>CCR_CORE</sub>	CRAM power supply	—	-0.5	2.08	V
V <sub>CCH</sub>	Transceiver digital power supply	E-tile and P-tile devices	-0.5	1.21	V
V <sub>CCH_SDM</sub>	SDM block transceiver digital power sense	E-tile and P-tile devices	-0.5	1.21	V
V <sub>CCIO_PIO_SDM</sub>	SDM block I/O bank power sense of bank 3A	—	-0.5	2.01	V
V <sub>CCIO_SDM</sub>	SDM block configuration pins power supply	—	-0.5	2.08	V
V <sub>CCL_SDM</sub>	SDM block core voltage power supply	—	-0.5	1.07	V
V <sub>CCFUSEWR_SDM</sub>	SDM block fuse writing power supply	—	-0.5	2.4	V
V <sub>CCPLLDIG_SDM</sub>	SDM block PLL digital power supply	—	-0.5	1.07	V
V <sub>CCPLL_SDM</sub>	SDM block PLL analog power supply	—	-0.5	2.08	V
V <sub>CCBAT</sub>	Battery back-up power supply (For design security volatile key register)	—	-0.5	2.08	V
V <sub>CCADC</sub>	ADC voltage sensor power supply	—	-0.5	2.08	V
V <sub>CCIO_PIO</sub>	I/O bank power supply	—	-0.5	2.01	V
V <sub>CCIO3V_GXB</sub>	I/O bank power supply for 3 V I/O bank	—	-0.5	4.1	V
V <sub>CCA_PLL</sub>	I/O clock network power supply	—	-0.5	2.08	V
V <sub>CCRT_GXE</sub>	Transceiver power supply	E-tile devices	-0.5	1.21	V
V <sub>CC_HSSL_GXE</sub>	E-tile digital signal power supply	E-tile devices	-0.5	1.21	V

*continued...*



Symbol	Description	Condition	Minimum	Maximum	Unit
V <sub>CCRTPLL_GXE</sub>	Transceiver PLL power supply	E-tile devices	-0.5	1.21	V
V <sub>CCH_GXE</sub>	Analog power supply	E-tile devices	-0.5	1.47	V
V <sub>CCCLK_GXE</sub>	LVPECL REFCLK power supply	E-tile devices	-0.5	3.41	V
V <sub>CCRT_GXP</sub>	Transceiver power supply	P-tile devices	-0.5	1.21	V
V <sub>CC_HSSI_GXP</sub>	P-tile digital signal power supply	P-tile devices	-0.5	1.21	V
V <sub>CCFUSE_GXP</sub>	P-tile efuse power supply	P-tile devices	-0.5	1.21	V
V <sub>CCCLK_GXP</sub>	P-tile I/O buffer power supply	P-tile devices	-0.5	2.46	V
V <sub>CCH_GXP</sub>	High voltage power for transceiver	P-tile devices	-0.5	2.46	V
V <sub>CC_HSSI_GXB</sub>	Transceiver digital power supply	H-tile devices	-0.5	1.24	V
V <sub>CCH_GXB</sub>	Transceiver high voltage power supply	H-tile devices	-0.5	2.46	V
V <sub>CCT_GXB</sub>	Transmitter analog power supply	H-tile devices	-0.5	1.47	V
V <sub>CCR_GXB</sub>	Receiver analog power supply	H-tile devices	-0.5	1.47	V
V <sub>CCL_HPS</sub>	HPS core voltage and periphery circuitry power supply	—	-0.5	1.21	V
V <sub>CCPLLDIG_HPS</sub>	HPS PLL digital power supply	—	-0.5	1.21	V
V <sub>CCPLL_HPS</sub>	HPS PLL analog power supply	—	-0.5	2.08	V
V <sub>CCIO_HPS</sub>	HPS I/O buffers power supply	—	-0.5	2.08	V
V <sub>I</sub>	DC input voltage	V <sub>CCIO_PIO</sub> = 1.2 V	-0.3	1.56	V

*continued...*



Symbol	Description	Condition	Minimum	Maximum	Unit
		$V_{CCIO\_PIO} = 1.5\text{ V}$	0	1.7	V
		$V_{CCIO\_SDM}, V_{CCIO\_HPS} = 1.8\text{ V}$	-0.3	2.19	V
		$V_{CCIO3V\_GXB} = 1.2\text{ V}, 1.5\text{ V}, 1.8\text{ V}, 2.5\text{ V}, 3.0\text{ V}$	-0.3	$V_{CCIO3V\_GXB} + 0.65$	V
$I_{OUT}^{(2)(3)}$	DC output current per pin	$V_{CCIO\_PIO} = 1.2\text{ V}, 1.5\text{ V}^{(4)}$	-15	15	mA
		$V_{CCIO\_SDM}, V_{CCIO\_HPS} = 1.8\text{ V}^{(5)}$	-20	20	mA
$T_J$	Absolute junction temperature	—	-55	125	°C
$T_{STG}$	Storage temperature	—	-55	150	°C

### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following tables and undershoot to -1.1 V when using  $V_{CCIO\_HPS}/V_{CCIO\_SDM}$  of 1.8 V and -0.3 V when using  $V_{CCIO\_PIO}$  of 1.2 V for input currents less than 100 mA and periods shorter than 20 ns.

No overshooting beyond 1.7 V and undershooting below 0 V is allowed when using  $V_{CCIO\_PIO} = 1.5\text{ V}$ .

The maximum allowed overshoot duration is specified as a percentage of high time (calculated as  $([\Delta T]/T) \times 100$ ) over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

(2) Total current per I/O bank must not exceed 100 mA.

(3) Applies to all I/O standards and settings supported by I/O banks, including single-ended and differential I/Os.

(4) The maximum current allowed through any I/O bank pin when the device is not turned on or during power-up/power-down conditions is 10 mA. The voltage level must not exceed 1.2 V.

(5) The maximum current allowed through any HPS/SDM pin when the device is not turned on or during power-up/power-down conditions is 40 mA. The voltage level must not exceed 1.89 V.





**Table 5. Maximum Allowed Overshoot During Transitions for Intel Agilex Devices (for 1.2 V I/O in GPIO Bank)**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at T <sub>j</sub> = 100°C	Unit
V <sub>i</sub> (AC)	AC input voltage	V <sub>CCIO_PIO</sub> + 0.30	100	%
		V <sub>CCIO_PIO</sub> + 0.35	37	%
		V <sub>CCIO_PIO</sub> + 0.40	9	%
		V <sub>CCIO_PIO</sub> + 0.45	3	%
		V <sub>CCIO_PIO</sub> + 0.50	1	%
		> V <sub>CCIO_PIO</sub> + 0.50	No overshoot allowed	%

**Table 6. Maximum Allowed Overshoot During Transitions for Intel Agilex Devices (for 1.8 V I/O in HPS and SDM I/O Banks)**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at T <sub>j</sub> = 100°C	Unit
V <sub>i</sub> (AC)	AC input voltage	V <sub>CCIO_SDM</sub> + 0.30, V <sub>CCIO_HPS</sub> + 0.30	100	%
		V <sub>CCIO_SDM</sub> + 0.35, V <sub>CCIO_HPS</sub> + 0.35	60	%
		V <sub>CCIO_SDM</sub> + 0.40, V <sub>CCIO_HPS</sub> + 0.40	30	%
		V <sub>CCIO_SDM</sub> + 0.45, V <sub>CCIO_HPS</sub> + 0.45	20	%
<i>continued...</i>				



Symbol	Description	Condition (V)	Overshoot Duration as % at T <sub>j</sub> = 100°C	Unit
		$V_{CCIO\_SDM} + 0.50, V_{CCIO\_HPS} + 0.50$	10	%
		$V_{CCIO\_SDM} + 0.55, V_{CCIO\_HPS} + 0.55$	6	%
		$>V_{CCIO\_SDM} + 0.55, >V_{CCIO\_HPS} + 0.55$	No overshoot allowed	%

**Table 7. Maximum Allowed Overshoot During Transitions for Intel Agilex Devices (for 3 V I/O Bank)**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.


For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at T <sub>j</sub> = 100°C	Unit
V <sub>i</sub> (AC)	AC input voltage	$V_{CCIO3V\_GXB} + 0.65$	100	%
		$V_{CCIO3V\_GXB} + 0.70$	42	%
		$V_{CCIO3V\_GXB} + 0.75$	18	%
		$V_{CCIO3V\_GXB} + 0.80$	9	%
		$V_{CCIO3V\_GXB} + 0.85$	4	%
		$>V_{CCIO3V\_GXB} + 0.85$	No overshoot allowed	%

For example, when using 1.2 V I/O standard with 1.26 V  $V_{CCIO\_PIO}$ , a signal that overshoots to 1.71 V can only be at 1.71 V for ~3% over the lifetime of the device. For an overshoot of 1.56 V, the percentage of high time for the overshoot can be as high as 100% over the lifetime of the device.



Figure 1. Intel Agilex Devices Overshoot Duration Example (for 1.2 V GPIO Bank at  $V_{CCIO\_PIO} = 1.26 \text{ V}$ )



### Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Intel Agilex devices.



## Recommended Operating Conditions

**Table 8. Recommended Operating Conditions for Intel Agilex Devices**

This table lists the steady-state voltage values expected for Intel Agilex devices. Power supply ramps must all be strictly monotonic, without plateaus.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum <sup>(6)</sup>	Typical	Maximum <sup>(6)</sup>	Unit
V <sub>CC</sub>	Core voltage power supply	-1V, -2V, -3V, -3E <sup>(7)</sup>	(Typical) - 3%	0.70 - 0.90 <sup>(8)</sup>	(Typical) + 3%	V
		-4F	0.776	0.8	0.824	V
V <sub>CCP</sub>	Periphery circuitry power supply	-1V, -2V, -3V, -3E <sup>(7)</sup>	(Typical) - 3%	0.70 - 0.90 <sup>(8)</sup>	(Typical) + 3%	V
		-4F	0.776	0.8	0.824	V
V <sub>CCPT</sub>	Power supply for I/O PLL and I/O pre-driver	—	1.71	1.8	1.89	V
V <sub>CCR_CORE</sub>	CRAM power supply	—	1.14	1.2	1.26	V
V <sub>CCH</sub>	Advanced interface bus (AIB) power supply	E-tile & P-tile devices	0.87	0.9	0.93	V
		H-tile & P-tile devices	0.877	0.9	0.923	V
V <sub>CCH_SDM</sub>	SDM block transceiver digital power sense	E-tile & P-tile devices	0.87	0.9	0.93	V
		H-tile & P-tile devices	0.877	0.9	0.923	V
V <sub>CCIO_PIO_SDM</sub> <sup>(9)</sup>	SDM block I/O bank power sense of Bank 3A	1.5 V	1.455	1.5	1.545	V
		1.2 V	1.14	1.2	1.26	V

*continued...*

- <sup>(6)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- <sup>(7)</sup> The use of Power Management Bus (PMBus\*™) voltage regulator dedicated to Intel Agilex SmartVID devices is mandatory. The PMBus voltage regulator and Intel Agilex SmartVID devices are connected via PMBus.
- <sup>(8)</sup> The typical value is based on the SmartVID programmed value.
- <sup>(9)</sup> Must be powered up with the same voltage level as V<sub>CCIO\_PIO\_3A</sub>. Must be supplied at 1.2 V when using Avalon®-ST ×16/×32 configuration schemes.



Symbol	Description	Condition	Minimum <sup>(6)</sup>	Typical	Maximum <sup>(6)</sup>	Unit
V <sub>CCIO_SDM</sub>	SDM block configuration pins power supply	—	1.71	1.8	1.89	V
V <sub>CCL_SDM</sub>	SDM block core voltage power supply	—	0.776	0.8	0.824	V
V <sub>CCFUSEWR_SDM</sub>	SDM block fuse writing power supply	—	1.75	1.8	1.85	V
V <sub>CCPLLDIG_SDM</sub>	SDM block PLL digital power supply	—	0.776	0.8	0.824	V
V <sub>CCPLL_SDM</sub>	SDM block PLL analog power supply	—	1.71	1.8	1.89	V
V <sub>CCBAT</sub> <sup>(10)</sup>	Battery back-up power supply (For design security volatile key register)	—	1	—	1.8	V
V <sub>CCADC</sub>	ADC voltage sensor power supply	—	1.71	1.8	1.89	V
V <sub>CCIO_PIO</sub>	I/O bank power supply	1.5 V	1.455	1.5	1.545	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCIO3V_GXB</sub>	I/O bank power supply for 3 V I/O bank	3	2.85	3	3.15	V
		2.5	2.375	2.5	2.625	V
		1.8	1.71	1.8	1.89	V
		1.5	1.425	1.5	1.575	V
		1.2	1.14	1.2	1.26	V

*continued...*

<sup>(6)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

<sup>(10)</sup> You need to always power up V<sub>CCBAT</sub>. If you do not use the design security feature in Intel Agilex devices, connect V<sub>CCBAT</sub> to a 1.8 V power supply.



Symbol	Description	Condition	Minimum <sup>(6)</sup>	Typical	Maximum <sup>(6)</sup>	Unit
V <sub>CCA_PLL</sub>	I/O clock network power supply	—	1.14	1.2	1.26	V
V <sub>I</sub> <sup>(11)</sup>	DC input voltage	V <sub>CCIO_PIO</sub> = 1.2 V	-0.3	—	V <sub>CCIO_PIO</sub> + 0.3	V
		V <sub>CCIO_PIO</sub> = 1.5 V	0	—	1.7	V
		V <sub>CCIO_SDM</sub> , V <sub>CCIO_HPS</sub> = 1.8 V	-0.3	—	V <sub>CCIO_SDM</sub> + 0.3, V <sub>CCIO_HPS</sub> + 0.3	V
		V <sub>CCIO3V_GXB</sub> = 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.0 V	-0.3	—	V <sub>CCIO3V_GXB</sub> + 0.65	V
V <sub>O</sub>	Output voltage	—	0	—	V <sub>CCIO_PIO</sub>	V
T <sub>J</sub>	Operating junction temperature	Extended	0	—	100	°C
		Industrial	-40 <sup>(12)</sup>	—	100	°C
t <sub>RAMP</sub> <sup>(13)</sup> <sup>(14)</sup>	Power supply ramp time	Standard POR	200 μs	—	100 ms	—

<sup>(6)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

<sup>(11)</sup> This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.

<sup>(12)</sup> E-tile supports an operating temperature range of -40°C to 100°C. However, the E-tile transceivers may experience a higher error rate from -40°C to -20°C because of the calibration procedure when starting at a low temperature. Therefore, the recommended operating temperature range for E-tile protocol-compliant transceiver links is -20°C to 100°C. The maximum temperature ramp rate is 2°C per minute.

<sup>(13)</sup> t<sub>RAMP</sub> is the ramp time of each individual power supply, not the ramp time of all combined power supplies.

<sup>(14)</sup> To support AS fast mode, all power supplies to the Intel Agilex device must be fully ramped-up within 10 ms to the recommended operating conditions.



## Transceiver Power Supply Operating Conditions

**Table 9. E-Tile Transceiver Power Supply Operating Conditions for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Typical DC Level (V)	Recommended DC Setpoint (% of $V_{nominal}$ )	Recommended VR Ripple (% of $V_{nominal}$ )	Recommended AC Transient (% of $V_{nominal}$ )	Maximum (DC Setpoint + Ripple + AC Transient) (% of $V_{nominal}$ )	Unit
$V_{CCRT\_GXE}^{(15)}$	Transceiver power supply	0.9	± 0.5%	± 2.5%		± 3%	V
$V_{CC\_HSSI\_GXE}$	E-tile digital signal power supply	0.9	± 0.5%	± 2.5%		± 3%	V
$V_{CCRTPLL\_GXE}^{(15)}$	Transceiver PLL power supply	0.9	± 0.5%	± 2.5%		± 3%	V
$V_{CCH\_GXE}$	Analog power supply	1.1	± 0.5%	± 0.5%	± 2%	± 3%	V
$V_{CCCLK\_GXE}$	LVPECL REFCLK power supply	2.5	± 0.5%	± 0.5%	± 3.5%	± 5%	V

**Table 10. P-Tile Transceiver Power Supply Operating Conditions for Intel Agilex Devices**

The specifications below should be met at the board vias directly connected to the package power balls. Place the VR sense point in the FPGA pinfield (in the package shadow), as close as possible to the corresponding package power balls. For these rails, measure the output voltage at this remote sense location.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Typical DC Level (V)	Recommended DC Setpoint (% of $V_{nominal}$ )	Recommended VR Ripple (% of $V_{nominal}$ )	Recommended AC Transient (% of $V_{nominal}$ )	Maximum (DC Setpoint + Ripple + AC Transient) (% of $V_{nominal}$ )	Unit
$V_{CCRT\_GXP}$	Transceiver power supply	0.9	± 0.5%	± 2.5%		± 3%	V
$V_{CC\_HSSI\_GXP}$	P-tile digital signal power supply	0.9	± 0.5%	± 2.5%		± 3%	V

*continued...*

(15) The difference between  $V_{CCRT}/V_{CCRTPLL}$  and  $V_{CCH}$  should be no less than 200 mV.



Symbol	Description	Typical DC Level (V)	Recommended DC Setpoint (% of $V_{nominal}$ )	Recommended VR Ripple (% of $V_{nominal}$ )	Recommended AC Transient (% of $V_{nominal}$ )	Maximum (DC Setpoint + Ripple + AC Transient) (% of $V_{nominal}$ )	Unit
$V_{CCFUSE\_GXP}$	P-tile efuse power supply	0.9	± 0.5%	± 2.5%		± 3%	V
$V_{CCCLK\_GXP}$	P-tile I/O buffer power supply	1.8	± 0.5%	± 0.5%	± 2%	± 3%	V
$V_{CCH\_GXP}$	High voltage power for transceiver	1.8	± 0.5%	± 0.5%	± 2%	± 3%	V

**Table 11. H-Tile Transceiver Power Supply Operating Conditions for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Data rate	Typical DC Level (V)	Recommended DC Setpoint (% of $V_{nominal}$ )	Recommended VR Ripple (% of $V_{nominal}$ )	Recommended AC Transient (% of $V_{nominal}$ )	Maximum (DC Setpoint + Ripple + AC Transient) (from $V_{nominal}$ )	Unit
$V_{CC\_HSSL\_GXB}$	Transceiver digital power supply	—	0.9	—	—	—	± 0.03	V
$V_{CCH\_GXB}$	Transceiver high voltage power supply	—	1.8	—	—	—	± 0.09 <sup>(16)</sup>	V
$V_{CCT\_GXB}$ and $V_{CCR\_GXB}$	Transmitter and receiver analog power supply	1.0 Gbps to 26.6 Gbps (GXT) <sup>(17)</sup>	1.12	—	—	—	± 0.02	V
		1.0 Gbps to 17.4 Gbps (GX) <sup>(17)</sup>	1.03 <sup>(18)</sup>	—	—	—	± 0.03	V

*continued...*

<sup>(16)</sup> In an optical transfer network (OTN) application, the minimum  $V_{CCH\_GXB}$  voltage specification at the package pin is 1.77 V.

<sup>(17)</sup> H-tile transceivers can support data rates below 1.0 Gbps through over sampling.

<sup>(18)</sup> For a 1.03 V typical voltage, the maximum/minimum should be ± 30 mV; hence,  $V_{MAX} = 1.06$  V. However, when these channels share the power supply with channels requiring a 1.12 V typical voltage, these channels should increase typical voltage to 1.12 V, with a maximum/minimum ± 20 mV; hence  $V_{MAX} = 1.14$  V.





Symbol	Description	Data rate	Typical DC Level (V)	Recommended DC Setpoint (% of V <sub>nominal</sub> )	Recommended VR Ripple (% of V <sub>nominal</sub> )	Recommended AC Transient (% of V <sub>nominal</sub> )	Maximum (DC Setpoint + Ripple + AC Transient) (from V <sub>nominal</sub> )	Unit
	(Non-bonded GX and GXT channels)							
	Transmitter and receiver analog power supply (Bonded GX channels)	1.0 Gbps to 16.0 Gbps <sup>(17)</sup>	1.03 <sup>(18)</sup>	—	—	—	± 0.03	V
		> 16.0 Gbps to 17.4 Gbps <sup>(17)</sup>	1.12	—	—	—	± 0.02	V

### HPS Power Supply Operating Conditions

**Table 12. HPS Power Supply Operating Conditions for Intel Agilex Devices**

This table lists the steady-state voltage and current values expected for Intel Agilex system-on-a-chip (SoC) devices with ARM-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the *Recommended Operating Conditions for Intel Agilex Devices* table for the steady-state voltage values expected from the FPGA portion of the Intel Agilex SoC devices.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V <sub>CCL_HPS</sub>	HPS core voltage and periphery circuitry power supply	Performance boost, fixed voltage: -1V	(Typical) - 3%	0.95	(Typical) + 3%	V
		SmartVID: -1V, -2V, -3V, -3E	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
		Fixed voltage: -4F	0.776	0.8	0.824	V
V <sub>CCPLLDIG_HPS</sub>	HPS PLL digital power supply (can be connected to V <sub>CCL_HPS</sub> )	Performance boost, fixed voltage: -1V	(Typical) - 3%	0.95	(Typical) + 3%	V
		SmartVID: -1V, -2V, -3V, -3E	(Typical) - 3%	0.70 - 0.90	(Typical) + 3%	V
		Fixed voltage: -4F	0.776	0.8	0.824	V
V <sub>CCPLL_HPS</sub>	HPS PLL analog power supply	1.8 V	1.71	1.8	1.89	V
V <sub>CCIO_HPS</sub>	HPS I/O buffers power supply	1.8 V	1.71	1.8	1.89	V



### Related Information

- [Recommended Operating Conditions](#) on page 12  
Provides the steady-state voltage values for the FPGA portion of the device.
- [HPS Clock Performance](#) on page 66

## DC Characteristics

### Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Intel FPGA Power and Thermal Calculator (PTC) and the Intel Quartus® Prime Power Analyzer feature.

Use the PTC before you start your design to estimate the supply current for your design. The PTC provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

### I/O Pin Leakage Current

**Table 13. I/O Pin Leakage Current for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
$I_I$	Input pin	$V_I = 0\text{ V to }V_{CCIO\_PIO (MAX)}$	-360	360	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIO\_PIO (MAX)}$	-360	360	$\mu\text{A}$

**Table 14. I/O Pin Leakage Current for Intel Agilex Devices (for HPS and SDM I/O Banks)**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
$I_I$	Input or tri-stated I/O pin	$V_I, V_O = 0\text{ V}$	0.015	6	$\mu\text{A}$
		$V_I, V_O = V_{CCIO\_HPS (MAX)}, V_{CCIO\_SDM (MAX)}$	0.01	1	$\mu\text{A}$



**Table 15. I/O Pin Leakage Current for Intel Agilex Devices (for 3 V I/O Bank)**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
$I_I$	Input pin	$V_I = 0\text{ V to }V_{CCIO3V\_GXB}$ (MAX)	-80	80	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIO3V\_GXB}$ (MAX)	-80	80	$\mu\text{A}$

### Bus Hold Specifications

The bus-hold trip points are based on calculated input voltages from the JEDEC\* standard.

**Table 16. Bus Hold Parameters for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Condition	$V_{CCIO\_PIO}$ (V)		Unit
			1.2		
			Min	Max	
Bus-hold, low, sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (max)	50	—	$\mu\text{A}$
Bus-hold, high, sustaining current	$I_{SUSH}$	$V_{IN} < V_{IH}$ (min)	-50	—	$\mu\text{A}$
Bus-hold, low, overdrive current	$I_{ODL}$	$0\text{ V} < V_{IN} < V_{CCIO\_PIO}$	—	1,400	$\mu\text{A}$
Bus-hold, high, overdrive current	$I_{ODH}$	$0\text{ V} < V_{IN} < V_{CCIO\_PIO}$	—	-1,400	$\mu\text{A}$
Bus-hold trip point	$V_{TRIP}$	—	$0.33 \times V_{CCIO\_PIO}$	$0.67 \times V_{CCIO\_PIO}$	V



**Table 17. Bus Hold Parameters for Intel Agilex Devices (for 3 V I/O Bank)**

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Condition	$V_{CCIO3V\_GXB}$ (V)										Unit
			1.2		1.5		1.8		2.5		3		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (max)	8	—	12	—	30	—	60	—	70	—	$\mu A$
Bus-hold, high, sustaining current	$I_{SUSH}$	$V_{IN} < V_{IH}$ (min)	-8	—	-12	—	-30	—	-60	—	-70	—	$\mu A$
Bus-hold, low, overdrive current	$I_{ODL}$	$0 V < V_{IN} < V_{CCIO\_PIO}$	—	125	—	175	—	200	—	300	—	500	$\mu A$
Bus-hold, high, overdrive current	$I_{ODH}$	$0 V < V_{IN} < V_{CCIO\_PIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	$\mu A$
Bus-hold trip point	$V_{TRIP}$	—	0.3	0.9	0.38	1.13	0.68	1.07	0.7	1.7	0.8	2	V

### OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.



**Table 18. OCT Calibration Accuracy Specifications for Intel Agilex Devices (for GPIO Bank)**

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

These specifications require RZQ reference accuracy of  $240 \Omega \pm 1\%$ .

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Calibration Accuracy	Unit
34- $\Omega$ and 40- $\Omega$ $R_S$	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	$V_{CCIO\_PIO} = 1.2$	$\pm 15$	%
50- $\Omega$ and 60- $\Omega$ $R_T$	Internal parallel termination with calibration (50- $\Omega$ and 60- $\Omega$ setting)	SSTL-12 and HSTL-12 I/O standards	-10 to +60	%
		POD12 I/O standard	$\pm 15$	%

### OCT Without Calibration Resistance Tolerance Specifications

**Table 19. OCT Without Calibration Resistance Tolerance Specifications for Intel Agilex Devices (for GPIO Bank)**

This table lists the Intel Agilex GPIO OCT without calibration resistance tolerance to PVT changes.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Calibration Accuracy	Unit
34- $\Omega$ and 40- $\Omega$ $R_S$	Internal series termination without calibration (34- $\Omega$ and 40- $\Omega$ setting)	$V_{CCIO\_PIO} = 1.2$	-30 to +60	%
100- $\Omega$ $R_D$	Internal differential termination (100- $\Omega$ setting)	$V_{CCIO\_PIO} = 1.5$	$\pm 40$	%
		$V_{CCIO\_PIO} = 1.2$	$\pm 40$	%



**Table 20. OCT Without Calibration Resistance Tolerance Specifications for Intel Agilex Devices (for 3 V I/O Bank)**

This table lists the Intel Agilex 3V I/O OCT without calibration resistance tolerance to PVT changes.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Calibration Accuracy		Unit
			-E1, -I1	-E2, -E3, -I2, -I3	
25-Ω and 50-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω and 50-Ω setting)	V <sub>CCIO3V_GXB</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	-40 to +30	±40	%

## Pin Capacitance

**Table 21. Pin Capacitance for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C <sub>IO</sub>	Input/output capacitance of I/O pins	2.6 <sup>(19)</sup>	pF

**Table 22. Pin Capacitance for Intel Agilex Devices (for 3 V I/O Bank)**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C <sub>IO</sub>	Input/output capacitance of I/O pins	2.5 <sup>(20)</sup>	pF

## Internal Weak Pull-Up Resistor

All I/O pins, except configuration and JTAG pins, have an option to enable weak pull-up. For SDM and HPS, the configuration I/O and peripheral I/O are supported with weak pull-up and weak pull-down options.

<sup>(19)</sup> This value refers to die-level pin capacitance without the device package.

<sup>(20)</sup> This value refers to die-level pin capacitance without the device package.



**Table 23. Internal Weak Pull-Up Resistor Values for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
R <sub>PU</sub>	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	V <sub>CCIO_PIO</sub> = 1.2 ±5%	0.5	2.5	15	kΩ

**Table 24. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Intel Agilex Devices (for HPS and SDM I/O Banks)**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
20 kΩ R <sub>PU</sub> , 20 kΩ R <sub>PD</sub>	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V <sub>CCIO_SDM</sub> = 1.8 ±5%, V <sub>CCIO_HPS</sub> = 1.8 ±5%	15	20	25	kΩ
50 kΩ R <sub>PU</sub> , 50 kΩ R <sub>PD</sub>	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V <sub>CCIO_SDM</sub> = 1.8 ±5%, V <sub>CCIO_HPS</sub> = 1.8 ±5%	37.5	50	62.5	kΩ
80 kΩ R <sub>PU</sub> , 80 kΩ R <sub>PD</sub>	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V <sub>CCIO_SDM</sub> = 1.8 ±5%, V <sub>CCIO_HPS</sub> = 1.8 ±5%	60	80	100	kΩ



**Table 25. Internal Weak Pull-Up Resistor Values for Intel Agilex Devices (for 3 V I/O Bank)**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
R <sub>PU</sub>	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	V <sub>CCIO3V_GXB</sub> = 3.0 ±5%, 2.5 ±5%, 1.8 ±5%, 1.5 ±5%, 1.2 ±5%	18.75	25	31.25	kΩ

### Related Information

[Intel Agilex Device Family Pin Connection Guidelines](#)

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

### Hysteresis Specifications for Schmitt Trigger Input

**Table 26. Hysteresis Specifications for Schmitt Trigger Input for Intel Agilex Devices (for HPS I/O Bank)**

Intel Agilex devices support Schmitt trigger input on HPS I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typ	Max	Unit
V <sub>HYS</sub>	Hysteresis for Schmitt trigger input	V <sub>CCIO_HPS</sub> = 1.8 V	180	250	350	mV

### I/O Standard Specifications

Tables in this section list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Intel Agilex devices.

For minimum voltage values, use the minimum V<sub>CCIO\_PIO</sub> values. For maximum voltage values, use the maximum V<sub>CCIO\_PIO</sub> values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.





### Related Information

Recommended Operating Conditions on page 12

### Single-Ended I/O Standards Specifications

**Table 27. Single-Ended I/O Standards Specifications for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

I/O Standard	V <sub>CCIO_PIO</sub> (V)			V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V) <sup>(21)</sup>	V <sub>OH</sub> (V) <sup>(21)</sup>
	Min	Typ	Max	Min	Max	Min	Max	Max	Min
1.2 V LVCMOS	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO_PIO</sub>	0.65 × V <sub>CCIO_PIO</sub>	V <sub>CCIO_PIO</sub> + 0.3	0.25 × V <sub>CCIO_PIO</sub>	0.75 × V <sub>CCIO_PIO</sub>

**Table 28. Single-Ended I/O Standards Specifications for Intel Agilex Devices (for HPS and SDM I/O Banks)**

For specification status, see the *Data Sheet Status* table

I/O Standard	V <sub>CCIO_HPS</sub> , V <sub>CCIO_SDM</sub> (V)			V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA) <sup>(22)</sup>	I <sub>OH</sub> (mA) <sup>(22)</sup>
	Min	Typ	Max	Min	Max	Min	Max	Max	Min	Max	Min
1.8 V LVCMOS	1.71	1.8	1.89	—	0.35 × V <sub>CCIO_HPS</sub> , 0.35 × V <sub>CCIO_SDM</sub>	0.65 × V <sub>CCIO_HPS</sub> , 0.65 × V <sub>CCIO_SDM</sub>	—	0.4	V <sub>CCIO_HPS</sub> - 0.4, V <sub>CCIO_SDM</sub> - 0.4	8	-8

(21) Applicable to test condition of I<sub>OH</sub> and I<sub>OL</sub> at 2 mA.

(22) To meet the I<sub>OH</sub> and I<sub>OL</sub> specifications, you must set the current strength settings accordingly. For example, to meet the 1.8 V LVCMOS specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I<sub>OH</sub> and I<sub>OL</sub> specifications in the data sheet.



**Table 29. Single-Ended I/O Standards Specifications for Intel Agilex Devices (for 3 V I/O Bank)**

Available only on H-tile transceiver tiles.

For specification status, see the *Data Sheet Status* table

I/O Standard	V <sub>CCIO3V_GXB</sub> (V)			V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA) <sup>(23)</sup>	I <sub>OH</sub> (mA) <sup>(23)</sup>
	Min	Typ	Max	Min	Max	Min	Max	Max	Min	Max	Min
3.0 V LVTTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0 V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO3V_GXB</sub> - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.3	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO3V_GXB</sub>	0.65 × V <sub>CCIO3V_GXB</sub>	V <sub>CCIO3V_GXB</sub> + 0.3	0.45	V <sub>CCIO3V_GXB</sub> - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO3V_GXB</sub>	0.65 × V <sub>CCIO3V_GXB</sub>	V <sub>CCIO3V_GXB</sub> + 0.3	0.25 × V <sub>CCIO3V_GXB</sub>	0.75 × V <sub>CCIO3V_GXB</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO3V_GXB</sub>	0.65 × V <sub>CCIO3V_GXB</sub>	V <sub>CCIO3V_GXB</sub> + 0.3	0.25 × V <sub>CCIO3V_GXB</sub>	0.75 × V <sub>CCIO3V_GXB</sub>	2	-2

<sup>(23)</sup> To meet the I<sub>OH</sub> and I<sub>OL</sub> specifications, you must set the current strength settings accordingly. For example, to meet the 3.0 V LVTTTL specification (2 mA), you should set the current strength settings to 2 mA. Setting at lower current strength may not meet the I<sub>OH</sub> and I<sub>OL</sub> specifications in the data sheet.



### Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications

**Table 30. Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

I/O Standard	V <sub>CCIO_PIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-12	1.14	1.2	1.26	$0.49 \times V_{CCIO\_PIO}$	$0.5 \times V_{CCIO\_PIO}$	$0.51 \times V_{CCIO\_PIO}$	$0.475 \times V_{CCIO\_PIO}$	$0.5 \times V_{CCIO\_PIO}$	$0.525 \times V_{CCIO\_PIO}$
HSTL-12	1.14	1.2	1.26	$0.47 \times V_{CCIO\_PIO}$	$0.5 \times V_{CCIO\_PIO}$	$0.53 \times V_{CCIO\_PIO}$	$0.475 \times V_{CCIO\_PIO}$	$0.5 \times V_{CCIO\_PIO}$	$0.525 \times V_{CCIO\_PIO}$
HSUL-12	1.14	1.2	1.26	$0.49 \times V_{CCIO\_PIO}$	$0.5 \times V_{CCIO\_PIO}$	$0.51 \times V_{CCIO\_PIO}$	—	—	—
POD12	1.14	1.2	1.26	—	Internally calibrated	—	—	V <sub>CCIO_PIO</sub>	—

### Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications

**Table 31. Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

I/O Standard	V <sub>IL(DC)</sub> (V)	V <sub>IH(DC)</sub> (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)
	Max	Min	Max	Min
SSTL-12	V <sub>REF</sub> - 0.075	V <sub>REF</sub> + 0.075	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100
HSTL-12	V <sub>REF</sub> - 0.080	V <sub>REF</sub> + 0.080	V <sub>REF</sub> - 0.150	V <sub>REF</sub> + 0.150
HSUL-12	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>REF</sub> - 0.135	V <sub>REF</sub> + 0.135
POD12 <sup>(24)</sup>	V <sub>REF</sub> - 0.055	V <sub>REF</sub> + 0.055	V <sub>REF</sub> - 0.070	V <sub>REF</sub> + 0.070

**Note:** For output voltage swing calculation example, refer to the *Intel Agilex General Purpose I/O and LVDS SERDES User Guide*.

(24) This specification is defined over internal V<sub>ref</sub> range from  $0.6 \times V_{CCIO\_PIO}$  to  $0.92 \times V_{CCIO\_PIO}$ .



### Related Information

1.2 V I/O Interface Voltage Level Compatibility section, Intel Agilex General Purpose I/O and LVDS SERDES User Guide  
Provides output voltage swing calculation examples.

### Differential SSTL, HSTL, and HSUL I/O Standards Specifications

**Table 32. Differential SSTL, HSTL, and HSUL I/O Standards Specifications for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

I/O Standard	V <sub>CCIO_PIO</sub> (V)			V <sub>ILdiff(DC)</sub> (V)	V <sub>IHdiff(DC)</sub> (V)	V <sub>ILdiff(AC)</sub> (V)	V <sub>IHdiff(AC)</sub> (V)	V <sub>IX(AC)</sub> (V)			V <sub>Ox(AC)</sub> (V)		
	Min	Typ	Max	Max	Min	Max	Min	Min	Typ	Max	Min	Typ	Max
SSTL-12	1.14	1.2	1.26	-0.15	0.15	-0.2	0.2	0.5 × V <sub>CCIO_PIO</sub> - 0.12	0.5 × V <sub>CCIO_PIO</sub>	0.5 × V <sub>CCIO_PIO</sub> + 0.12	0.5 × V <sub>CCIO_PIO</sub> - 0.12	0.5 × V <sub>CCIO_PIO</sub>	0.5 × V <sub>CCIO_PIO</sub> + 0.12
HSTL-12	1.14	1.2	1.26	-0.16	0.16	-0.3	0.3	0.5 × V <sub>CCIO_PIO</sub> - 0.12	0.5 × V <sub>CCIO_PIO</sub>	0.5 × V <sub>CCIO_PIO</sub> + 0.12	0.5 × V <sub>CCIO_PIO</sub> - 0.12	0.5 × V <sub>CCIO_PIO</sub>	0.5 × V <sub>CCIO_PIO</sub> + 0.12
HSUL-12	1.14	1.2	1.26	-0.2	0.2	-0.27	0.27	0.5 × V <sub>CCIO_PIO</sub> - 0.12	0.5 × V <sub>CCIO_PIO</sub>	0.5 × V <sub>CCIO_PIO</sub> + 0.12	0.5 × V <sub>CCIO_PIO</sub> - 0.12	0.5 × V <sub>CCIO_PIO</sub>	0.5 × V <sub>CCIO_PIO</sub> + 0.12

### Differential POD I/O Standards Specifications

**Table 33. Differential POD I/O Standards Specifications for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

I/O Standard	V <sub>CCIO_PIO</sub> (V)			V <sub>ILdiff(DC)</sub> (V)	V <sub>IHdiff(DC)</sub> (V)	V <sub>ILdiff(AC)</sub> (V)	V <sub>IHdiff(AC)</sub> (V)	V <sub>IX(AC)</sub> (%) <sup>(25)</sup>
	Min	Typ	Max	Max	Min	Max	Min	Max
POD12	1.14	1.2	1.26	-0.11	0.11	-0.14	0.14	25

(25) Percentage of P-leg and N-leg crossing relative to the midpoint of P-leg and N-leg signal swings.



## Differential I/O Standards Specifications

**Table 34. Differential I/O Standards Specifications for Intel Agilex Devices (for GPIO Bank)**

For specification status, see the *Data Sheet Status* table

I/O Standard	V <sub>CCIO_PIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(26)</sup>		V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(27)</sup> <sup>(28)</sup>			V <sub>OCM</sub> (V) <sup>(27)</sup>		
	Min	Typ	Max	Min	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
True Differential Signaling (Transmitter & Receiver) <sup>(29)</sup>	1.455	1.5	1.545	100	600	0.3	Data rate ≤ 700 Mbps	1.4	0.247	—	0.454	0.99	1.1	1.21
						0.9	Data rate > 700 Mbps	1.4						
True Differential Signaling (Receiver only) <sup>(29)</sup>	1.14	1.2	1.26	100	600	0.3	Data rate ≤ 700 Mbps	1.1	—	—	—	—	—	—
						0.9	Data rate > 700 Mbps	1.1						

## Switching Characteristics

This section provides the performance characteristics of Intel Agilex core and periphery blocks.

<sup>(26)</sup> The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.

<sup>(27)</sup> R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.

<sup>(28)</sup> The specification is only applicable to default V<sub>OD</sub> setting.

<sup>(29)</sup> The True Differential Signaling input buffer is supported on 1.2 V and 1.5 V V<sub>CCIO\_PIO</sub> bank. The maximum input voltage driven into the True Differential Signaling input buffer must not exceed V<sub>ICM(max)</sub> + V<sub>ID(max)</sub>/2.



## Core Performance Specifications

### Clock Tree Specifications

**Table 35. Clock Tree Performance for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Parameter	Performance		Unit
	-1V, -2V	-3V, -3E, -4F	
Programmable clock routing	1,000	780	MHz

### I/O PLL Specifications

**Table 36. I/O PLL Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f <sub>IN</sub>	Input clock frequency	-1V	10	—	1,100 <sup>(30)</sup>	MHz
		-2V	10	—	900 <sup>(30)</sup>	MHz
		-3V, -3E	10	—	750 <sup>(30)</sup>	MHz
		-4F	10	—	650 <sup>(30)</sup>	MHz
f <sub>INPFD</sub>	Input clock frequency to the PFD	—	10	—	325	MHz
f <sub>VCO</sub>	I/O PLL VCO operating range	-1V	600	—	1,600	MHz
		-2V	600	—	1,434	MHz
		-3V, -3E	600	—	1,250	MHz
		-4F	600	—	1,067	MHz
<i>continued...</i>						

<sup>(30)</sup> This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is dependent on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



Symbol	Parameter	Condition	Min	Typ	Max	Unit
f <sub>CLBW</sub>	I/O PLL closed-loop bandwidth	I/O bank I/O PLL	0.5	—	10	MHz
		Fabric-feeding I/O PLL	1	—	10	MHz
t <sub>EINDUTY</sub>	Input clock or external feedback clock input duty cycle	—	40	—	60	%
f <sub>OUT</sub>	Output frequency for internal clock (C counter)	-1V	—	—	1,100	MHz
		-2V	—	—	900	MHz
		-3V, -3E	—	—	750	MHz
		-4F	—	—	650	MHz
f <sub>OUT_EXT</sub>	Output frequency for external clock output	-1V	—	—	800	MHz
		-2V	—	—	717	MHz
		-3V, -3E	—	—	625	MHz
		-4F	—	—	500	MHz
t <sub>OUTDUTY</sub>	Duty cycle for dedicated external clock output (when set to 50%)	—	45	50	55	%
t <sub>FCOMP</sub> <sup>(31)</sup>	External feedback clock compensation time	—	—	—	5	ns
f <sub>DYCONFIGCLK</sub>	Dynamic configuration clock for mgmt_clk	—	—	—	100	MHz
t <sub>LOCK</sub>	Time required to lock from end-of-device configuration or deassertion of areset	—	—	—	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or	—	—	—	1	ms

*continued...*

(31) Not applicable for fabric-feeding I/O PLL.



Symbol	Parameter	Condition	Min	Typ	Max	Unit
	reconfiguring any non-post-scale counters/ delays)					
$t_{PLL\_PSERR}$	Accuracy of PLL phase shift	—	—	—	±50	ps
$t_{ARESET}$	Minimum pulse width on the areset signal	—	10	—	—	ns
$t_{INCCJ}$	Input clock cycle-to-cycle jitter	$f_{REF} < 100$ MHz <sup>(32)</sup>	—	—	750	ps (p-p)
		$f_{REF} \geq 100$ MHz <sup>(32)</sup>	—	—	0.15	mUI (p-p)
$t_{REFPJ}$	Reference phase jitter (rms)	Carrier frequency: 100 MHz with integrated bandwidth of 10 kHz to 50 MHz	—	—	1.42	ps
$t_{REFPN}$	Reference phase noise <sup>(33)</sup>	10 Hz	—	—	-90	dBc/Hz
		100 Hz	—	—	-100	dBc/Hz
		1 kHz	—	—	-110	dBc/Hz
		10 kHz	—	—	-120	dBc/Hz
		100 kHz	—	—	-130	dBc/Hz
		1 MHz	—	—	-138	dBc/Hz
		10 MHz	—	—	-142	dBc/Hz
		100 MHz	—	—	-144	dBc/Hz
$t_{OUTPJ\_DC}$ <sup>(31)</sup> <sup>(34)</sup>	Period jitter for dedicated clock output	$f_{OUT} < 100$ MHz <sup>(32)</sup>	—	—	17.5	mUI (p-p)

**continued...**

<sup>(32)</sup>  $f_{REF}$  is  $f_{IN}/N$ , specification applies when  $N = 1$ .

<sup>(33)</sup> The phase noise numbers in the table above are the maximum acceptable phase noise values measured at a carrier frequency of 100 MHz. To calculate the phase noise requirement at any other frequency, use the formula: REFCLK phase noise at  $f$  (MHz) = REFCLK phase noise at 100 MHz +  $(20 \times \log_{10}(f/100))$ .





Symbol	Parameter	Condition	Min	Typ	Max	Unit
		$f_{OUT} \geq 100 \text{ MHz}$ <sup>(32)</sup>	—	—	175	ps (p-p)
$t_{OUTCCJ\_DC}$ <sup>(31)</sup> <sup>(34)</sup>	Cycle-to-cycle jitter for dedicated clock output	$f_{OUT} < 100 \text{ MHz}$ <sup>(32)</sup>	—	—	17.5	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}$ <sup>(32)</sup>	—	—	175	ps (p-p)
$t_{OUTPJ\_IO}$ <sup>(35)</sup> <sup>(34)</sup>	Period jitter for clock output on the regular I/O	$f_{OUT} < 100 \text{ MHz}$ <sup>(32)</sup>	—	—	60	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}$ <sup>(32)</sup>	—	—	600	ps (p-p)
$t_{OUTCCJ\_IO}$ <sup>(35)</sup> <sup>(34)</sup>	Cycle-to-cycle jitter for clock output on the regular I/O	$f_{OUT} < 100 \text{ MHz}$ <sup>(32)</sup>	—	—	60	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}$ <sup>(32)</sup>	—	—	600	ps (p-p)
$t_{CASC\_OUTPJ\_DC}$ <sup>(31)</sup>	Period jitter for dedicated clock output in cascaded PLLs	$f_{OUT} < 100 \text{ MHz}$ <sup>(32)</sup>	—	—	17.5	mUI (p-p)
		$f_{OUT} \geq 100 \text{ MHz}$ <sup>(32)</sup>	—	—	175	ps (p-p)

### Related Information

[Memory Output Clock Jitter Specifications](#) on page 48

Provides more information about the external memory interface clock output jitter specifications.

<sup>(34)</sup> For spread-spectrum input clock tracking feature, I/O PLL must set to low M-counter and high bandwidth when  $f_{out} < 100 \text{ MHz}$  to meet output jitter performance.

<sup>(35)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in *Memory Output Clock Jitter Specifications for Intel Agilex Devices* table.



## DSP Block Specifications

**Table 37. DSP Block Performance Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Mode	Performance				Unit
	-1V	-2V	-3V, -3E	-4F	
Fixed-point 18 × 19 multiplication mode	900	771	676	600	MHz
Fixed-point 27 × 27 multiplication mode <sup>(36)</sup>	900	771	676	600	MHz
Fixed-point 18 × 19 multiplier adder mode <sup>(36)</sup>	900	771	676	600	MHz
Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode	900	771	676	600	MHz
Fixed-point 18 × 19 systolic mode	900	771	676	600	MHz
Fixed-point 18 × 19 complex multiplication mode	900	771	676	600	MHz
Fixed-point four 9 × 9 multiplier adder mode <sup>(36)</sup>	900	771	676	600	MHz
FP32 floating-point multiplication mode	750	579	507	475	MHz
FP32 floating-point adder or subtract mode	750	579	507	475	MHz

*continued...*

<sup>(36)</sup> When Chainout is enabled but systolic registers are not used, the performance specifications for the following speed grades are as follows:

- -1V: 675 MHz
- -2V: 578 MHz
- -3V and -3E: 507 MHz
- -4F: 450 MHz



Mode	Performance				Unit
	-1V	-2V	-3V, -3E	-4F	
FP32 floating-point multiplier adder or subtract mode	750	579	507	475	MHz
FP32 floating-point multiplier accumulate mode	750	579	507	475	MHz
Addition or subtraction of two FP16 floating-point multiplication mode	750	579	507	475	MHz
FP32 floating-point complex multiplication	750	579	507	475	MHz
FP32 floating-point direct vector dot product	750	579	507	475	MHz
FP16 floating-point complex multiplication	750	579	507	475	MHz
FP16 floating-point direct vector dot product	750	579	507	475	MHz

## Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Intel Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in  $f_{MAX}$ .

**Table 38. Memory Block Performance Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Memory	Mode	Performance				Unit
		-1V	-2V	-3V, -3E	-4F	
MLAB	Single-port RAM/ROM	1,000	782	667	600	MHz

*continued...*



Memory	Mode	Performance				Unit
		-1V	-2V	-3V, -3E	-4F	
	Simple dual-port RAM					
	Simple dual-port RAM with read-during-write option	630	510	460	330	MHz
M20K Block <sup>(37)</sup>	Single-port RAM/ROM	1,000 (HS)	782 (HS)	667 (HS)	600 (HS)	MHz
	Simple dual-port RAM	850 (LP)	664 (LP)	567 (LP)	510 (LP)	
	Simple dual-port RAM, coherent read enabled	1,000 (HS) 850 (LP)	782 (HS) 664 (LP)	667 (HS) 567 (LP)	600 (HS) 510 (LP)	MHz
	Single-port RAM with the read-during-write option set to Old Data	800 (HS)	640 (HS)	560 (HS)	480 (HS)	MHz
	Simple dual-port RAM with the read-during-write option set to Old Data	680 (LP)	540 (LP)	476 (LP)	410 (LP)	
	Simple dual-port RAM with ECC enabled, 512 × 32	600 (HS) 500 (LP)	480 (HS) 400 (LP)	420 (HS) 357 (LP)	360 (HS) 300 (LP)	MHz
	Simple dual-port RAM with ECC, optional pipeline registers enabled, 512 × 32	1,000 (HS) 850 (LP)	782 (HS) 664 (LP)	667 (HS) 567 (LP)	600 (HS) 510 (LP)	MHz
	Dual-port ROM True dual-port RAM	600 (HS)	500 (HS)	420 (HS)	360 (HS)	MHz
Simple quad-port RAM	600 (HS)	480 (HS)	420 (HS)	360 (HS)	MHz	
eSRAM	Simple dual-port	750	640	500	500	MHz

<sup>(37)</sup> For M20K block, timing/power optimization feature is available. The available options are High Speed (HS) and Low Power (LP). For details on this timing/power optimization feature, refer to the *Agilix Embedded Memory User Guide*.



## Local Temperature Sensor Specifications

**Table 39. Local Temperature Sensor Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Description	Temperature Range	Accuracy	Sampling Rate	Conversion Time
Local Temperature Sensor	-40 to 125°C <sup>(38)</sup>	±5°C	1 KSPS	< 1 ms

## Remote Temperature Diode Specifications

Note the following for the remote temperature diode specifications:

- The typical value is at 25°C.
- The temperature diode characteristics in this table target for three-currents temperature sensing chip implementation. The characteristics can also apply to two-currents temperature sensing chip implementation, except for the ideality factor for H-Tile.
- Absolute accuracy is dependent on third-party external diode ADC and integration specifics.

**Table 40. Remote Temperature Diode Specifications for Intel Agilex Devices (Core Fabric TSD)**

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
$I_{bias}$ , diode source current	10	—	170	μA
$V_{bias}$ , voltage across diode	0.43	—	0.75	V
Series resistance	—	—	<3	Ω
Diode ideality factor	—	1.006 <sup>(39)</sup>	—	—

<sup>(38)</sup> Temperature range refers to junction temperature.

<sup>(39)</sup> When using lower injection current (two-currents) implementation, the ideality factor is 1.009.



**Table 41. Remote Temperature Diode Specifications for Intel Agilex Devices (E-Tile TSD)**

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
$I_{bias}$ , diode source current	10	—	170	$\mu$ A
$V_{bias}$ , voltage across diode	0.56	—	0.82	V
Series resistance	—	—	<2	$\Omega$
Diode ideality factor	—	1.005	—	—

**Table 42. Remote Temperature Diode Specifications for Intel Agilex Devices (P-Tile TSD)**

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
$I_{bias}$ , diode source current	10	—	170	$\mu$ A
$V_{bias}$ , voltage across diode	0.56	—	0.87	V
Series resistance	—	—	<10	$\Omega$
Diode ideality factor	—	1.0108 <sup>(40)</sup>	—	—

**Table 43. Remote Temperature Diode Specifications for Intel Agilex Devices (H-Tile TSD)**

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
$I_{bias}$ , diode source current	10	—	170	$\mu$ A
$V_{bias}$ , voltage across diode	0.35	—	0.9	V
Series resistance	—	—	<17	$\Omega$
Diode ideality factor	—	1.003 <sup>(41)</sup>	—	—

<sup>(40)</sup> When using lower injection current (two-currents) implementation, the ideality factor is 1.03.

<sup>(41)</sup> When using lower injection current (two-currents) implementation, the ideality factor is 1.03.



## Voltage Sensor Specifications

**Table 44. Voltage Sensor Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Parameter		Minimum	Typical	Maximum	Unit
Resolution		—	7	—	Bit
Sampling rate		—	—	1	KSPS
Differential non-linearity (DNL)		—	—	±1	LSB
Integral non-linearity (INL)		—	—	±1	LSB
Input capacitance		—	—	40	pF
Voltage sensor accuracy, $V_{in}$ range: 0 V to 1.1 V		—	—	±3.5	%
Unipolar Input Mode	Input signal range for $V_{sigp}$	—	—	1.35	V
	Common mode voltage on $V_{sign}$	—	—	0.25	V
	Input signal range for $V_{sigp} - V_{sign}$	—	—	1.1	V

## Periphery Performance Specifications

This section describes the periphery performance, LVDS SERDES, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



## LVDS SERDES Specifications

**Table 45. LVDS SERDES Specifications for Intel Agilex Devices**

LVDS serializer/deserializer (SERDES) block supports SERDES factor J = 3 to 10.

DDR registers support SERDES factor J = 1 to 2.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Condition	-1 Speed Grade			-2 Speed Grade			-3 Speed Grade			-4 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Clock frequency	$f_{\text{HCLK\_in}}$ (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40 <sup>(42)</sup>	10	—	800	10	—	700	10	—	625	10	—	625	MHz
	$f_{\text{HCLK\_in}}$ (input clock frequency) Single-Ended I/O Standards	Clock boost factor W = 1 to 40 <sup>(42)</sup>	10	—	625	10	—	625	10	—	525	10	—	525	MHz

*continued...*

<sup>(42)</sup> Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.





Parameter	Symbol	Condition	-1 Speed Grade			-2 Speed Grade			-3 Speed Grade			-4 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	$f_{\text{HCLK\_OUT}}$ (output clock frequency)	—	—	—	800 <sup>(43)</sup>	—	—	700 <sup>(43)</sup>	—	—	625 <sup>(43)</sup>	—	—	625 <sup>(43)</sup>	MHz
Transmitter	True Differential I/O Standards - $f_{\text{HSDR}}$ (data rate) <sup>(44)</sup>	SERDES factor J = 4 to 10 <sup>(45)</sup> <sup>(46)</sup> <sup>(47)</sup>	150	—	1,600	150	—	1,434	150	—	1,250	150	—	1,000	Mbps
		SERDES factor J = 3 <sup>(45)</sup> <sup>(46)</sup> <sup>(47)</sup>	150	—	1,200	150	—	1,076	150	—	938	150	—	600	Mbps
		SERDES factor J = 2, uses DDR registers	150	—	840 <sup>(48)</sup>	150	—	<sup>(48)</sup>	150	—	<sup>(48)</sup>	150	—	<sup>(48)</sup>	Mbps

*continued...*

- (43) This is achieved by using the PHY clock network.
- (44) Requires package skew compensation with PCB trace length.
- (45) The  $F_{\text{max}}$  specification is based on the fast clock used for serial data. The interface  $F_{\text{max}}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.
- (46) The  $V_{\text{CC}}$  and  $V_{\text{CCP}}$  must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.
- (47) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource that you use. The I/O differential buffer and serializer do not have a minimum toggle rate.
- (48) The maximum ideal data rate is the SERDES factor (J) × the PLL maximum output frequency ( $f_{\text{OUT}}$ ) provided you can close the design timing and the signal integrity meets the interface requirements.



Parameter	Symbol	Condition	-1 Speed Grade			-2 Speed Grade			-3 Speed Grade			-4 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
		SERDES factor J = 1, uses DDR registers	150	—	420 <sup>(48)</sup>	150	—	(48)	150	—	(48)	150	—	(48)	Mbps
	t <sub>x</sub> Jitter - True Differential I/O Standards	Total jitter for data rate, 600 Mbps - 1.6 Gbps	≤1,600 Mbps: 160 ≤1,434 Mbps: 200 ≤1,250 Mbps: 250 ≤1,000 Mbps: 300 ≤800 Mbps: 320 600 Mbps: 340			≤1,434 Mbps: 200 ≤1,250 Mbps: 250 ≤1,000 Mbps: 300 ≤800 Mbps: 320 600 Mbps: 340			≤1,250 Mbps: 250 ≤1,000 Mbps: 300 ≤800 Mbps: 320 600 Mbps: 340			≤1,000 Mbps: 300 ≤800 Mbps: 320 600 Mbps: 340			ps
		Total jitter for data rate, < 600 Mbps	—	—	0.21	—	—	0.21	—	—	0.21	—	—	0.21	UI
	t <sub>DUTY</sub> <sup>(49)</sup>	TX output clock duty cycle for Differential I/O Standards	45	50	55	45	50	55	45	50	55	45	50	55	%
	t <sub>RISE</sub> & t <sub>FALL</sub> <sup>(46)</sup> <sup>(50)</sup>	True Differential I/O Standards	—	—	160	—	—	180	—	—	200	—	—	220	ps

continued...

(49) Not applicable for DIVCLK = 1.

(50) This applies to default pre-emphasis and V<sub>OD</sub> settings only.



Parameter	Symbol	Condition	-1 Speed Grade			-2 Speed Grade			-3 Speed Grade			-4 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	$T_{CCS}$ <sup>(44)</sup> <sub>(49)</sub>	True Differential I/O Standards	—	—	330	—	—	330	—	—	330	—	—	330	ps
Receiver	True Differential I/O Standards - $f_{HSDRDPA}$ (data rate)	SERDES factor J = 4 to 10 <sup>(45)</sup> <sub>(46) (47)</sub>	150	—	1,600	150	—	1,434	150	—	1,250	150	—	1,000	Mbps
		SERDES factor J = 3 <sup>(45)</sup> <sub>(46) (47)</sub>	150	—	1,200	150	—	1,076	150	—	938	150	—	600	Mbps
	$f_{HSDR}$ (data rate) (without DPA) <sup>(44)</sup>	SERDES factor J = 3 to 10	(47)	—	(51)	(47)	—	(51)	(47)	—	(51)	(47)	—	(51)	Mbps
		SERDES factor J = 2, uses DDR registers	(47)	—	(48)	(47)	—	(48)	(47)	—	(48)	(47)	—	(48)	Mbps
		SERDES factor J = 1, uses DDR registers	(47)	—	(48)	(47)	—	(48)	(47)	—	(48)	(47)	—	(48)	Mbps

*continued...*

(51) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.



Parameter	Symbol	Condition	-1 Speed Grade			-2 Speed Grade			-3 Speed Grade			-4 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DPA (FIFO mode)	DPA run length	—	—	—	10,000	—	—	10,000	—	—	10,000	—	—	10,000	UI
DPA (soft CDR mode)	DPA run length	SGMII/GbE protocol	—	—	5	—	—	5	—	—	5	—	—	5	UI
		All other protocols	—	—	50 data transitions per 208 UI	—	—	50 data transitions per 208 UI	—	—	50 data transitions per 208 UI	—	—	50 data transitions per 208 UI	—
Soft CDR mode	Soft-CDR ppm tolerance	—	-300	—	300	-300	—	300	-300	—	300	-300	—	300	ppm
Non DPA mode	Sampling Window	—	—	—	330	—	—	330	—	—	330	—	—	330	ps

## DPA Lock Time Specifications

**Table 46. DPA Lock Time Specifications for Intel Agilex Devices**

The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1- to-0 transition.

For specification status, see the *Data Sheet Status* table

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(52)</sup>	Maximum Data Transition
SPI-4	00000000001111111111	2	128	768
Parallel Rapid I/O	00001111	2	128	768

*continued...*


(52) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.




Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(52)</sup>	Maximum Data Transition
	10010000	4	64	768
Miscellaneous	10101010	8	32	768
	01010101	8	32	768

### LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications

Figure 2. LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications for a Data Rate Equal to 1.6 Gbps



(52) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.




**Table 47. LVDS SERDES Soft-CDR Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.6 Gbps**

For specification status, see the *Data Sheet Status* table

Parameter	Jitter Frequency (Hz)	Sinusoidal Jitter (UI)
F1	10,000	25
F2	17,565	25
F3	1,493,000	0.22
F4	50,000,000	0.22

**Figure 3. LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than 1.6 Gbps**





## Memory Standards Supported by the Hard Memory Controller

**Table 48. Memory Standards Supported by the Hard Memory Controller for Intel Agilex Devices**

This table lists the overall capability of the hard memory controller. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

Memory Standard	Rate Support	Maximum Frequency (MHz)
DDR4 SDRAM	Quarter rate	1,600

### Related Information

[External Memory Interface Spec Estimator](#)

Provides the specific details of the memory standards supported.

## Memory Standards Supported by the Soft Memory Controller

**Table 49. Memory Standards Supported by the Soft Memory Controller for Intel Agilex Devices**

This table lists the overall capability of the hard memory controller. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

Memory Standard	Rate Support	Maximum Frequency (MHz)
QDR IV SRAM	Quarter rate	1,066

### Related Information

[External Memory Interface Spec Estimator](#)

Provides the specific details of the memory standards supported.



## Memory Standards Supported by the HPS Hard Memory Controller

**Table 50. Memory Standards Supported by the HPS Hard Memory Controller for Intel Agilex Devices**

This table lists the overall capability of the hard memory controller. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

Memory Standard	Rate Support	Maximum Frequency (MHz)
DDR4 SDRAM	Quarter rate	1,600
	Half rate	1,333

### Related Information

[External Memory Interface Spec Estimator](#)

Provides the specific details of the memory standards supported.

## DLL Range Specifications

**Table 51. DLL Frequency Range Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Parameter	Performance (for All Speed Grades)	Unit
DLL operating frequency range	600 – 1,600	MHz
DLL reference clock input	Minimum 600	MHz

## Memory Output Clock Jitter Specifications

The clock jitter specification applies to the memory output clock pins clocked by an I/O PLL, or generated using differential signal-splitter and double data I/O circuits clocked by a PLL output routed on a PHY clock network as specified. Intel recommends using PHY clock networks for better jitter performance.

The memory clock output jitter is within the JEDEC specifications when the phase jitter (integration bandwidth 10 kHz to 50 MHz) of the input clock is not more than 20 ps peak-to-peak, or 1.42 ps RMS at  $1e^{-12}$  BER and 1.22 ps at  $1e^{-16}$  BER.

## E-Tile Transceiver Performance Specifications

This section provides E-tile transceiver specifications and timing for Intel Agilex devices.





## E-Tile Transceiver Performance

**Table 52. E-Tile Transmitter and Receiver Data Rate Performance Specifications**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Transceiver Speed Grade			Unit
		-1	-2	-3	
Supported data rate <sup>(53)</sup>	NRZ	28.9	28.3	17.4	Gbps
	PAM4	57.8 <sup>(54)</sup>	56	32	Gbps

## E-Tile Transceiver Reference Clock Specifications

**Table 53. E-Tile Reference Clock LVPECL DC Electrical Characteristics**

For specification status, see the *Data Sheet Status* table

Symbol	Refclk Parameter	Min	Typ	Max	Unit
V <sub>TT</sub>	Termination voltage (2.5 V compliant)	0.4	0.5	0.6	V
	Termination voltage (3.3 V compliant)	1.04	1.3	1.56	V
R <sub>TT</sub>	Termination resistor	40	50	60	Ω
V <sub>DIFF</sub>	Differential voltage	0.4	0.8	1.2	V
V <sub>CM</sub>	Input common mode voltage (2.5 V compliant, no internal termination resistor)	V <sub>DIFF</sub> /2	—	V <sub>CCCLK_GXE</sub> - V <sub>DIFF</sub> /2	V

*continued...*

(53) The supported data rate is for chip-to-chip and backplane links.

(54) Two channels are combined to support up to 57.8 Gbps.



Symbol	Refclk Parameter	Min	Typ	Max	Unit
	Input common mode voltage (2.5 V compliant, internal termination resistor)	$V_{CCCLK\_GXE} - 1.6$	$V_{CCCLK\_GXE} - 1.3$	$V_{CCCLK\_GXE} - 1.0$	V
	Input common mode voltage (3.3 V compliant, no internal termination resistor)	$V_{DIFF}/2$	—	$V_{CCCLK\_GXE} - V_{DIFF}/2$	V
	Input common mode voltage (3.3 V compliant, internal termination resistor)	1.4	2	2.6	V

**Table 54. E-Tile Reference Clock Electrical and Jitter Requirements**

For specification status, see the *Data Sheet Status* table

Parameter	Condition	Min	Typ	Max	Unit
Frequency	—	125	156.25	700	MHz
Frequency tolerance	—	-100	—	100	ppm
Clock duty cycle	—	45	50	55	%
Rise/Fall times	20% to 80%	40	—	300	ps
Phase jitter	12 kHz to 20 MHz	—	0.375	0.5	ps rms
Phase noise <sup>(55)</sup>	10 kHz	—	—	-130	dBc/Hz
	100 kHz	—	—	-138	dBc/Hz
	500 kHz	—	—	-138	dBc/Hz
	3 MHz	—	—	-140	dBc/Hz
	10 MHz	—	—	-144	dBc/Hz
	20 MHz	—	—	-146	dBc/Hz

<sup>(55)</sup> The phase noise numbers in this table are the maximum acceptable phase noise values measured at a carrier frequency of 156.25 MHz. To calculate the phase noise requirement at any other frequency, use the formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 156.25 MHz + 20\*log<sub>10</sub>(f/156.25).



## E-Tile Transmitter Specifications

**Table 55. E-Tile Transmitter Specifications**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Min	Typ	Max	Unit
Transmitter differential output voltage peak-to-peak	No precursor/postcursor de-emphasis	—	0.965	—	V
Transmitter common mode voltage	—	$V_{CCRT\_GXE}/2$			V

## E-Tile Receiver Specifications

**Table 56. E-Tile Receiver Specifications**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Min	Typ	Max	Unit
Absolute $V_{MAX}$ for a receiver pin	NRZ	—	$V_{CCH\_GXE} + 0.3$	—	V
	PAM4	—	$V_{CCH\_GXE}$	—	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before/after device configuration	—	1.2			V
$V_{CM}$ (Internal AC coupled) <sup>(56)</sup>	NRZ	GND	—	$V_{CCH\_GXE}$	V
	PAM4	GND + 0.3	—	$V_{CCH\_GXE} - 0.3$	V
Receiver run length <sup>(57)</sup>	—	—	—	100 <sup>(58)</sup>	symbols
DC input impedance	—	40	—	60	$\Omega$

*continued...*

(56) This value uses internal AC coupling. External coupling capacitors are required beyond the range mentioned in this table.

(57) No additional transition density requirements apply.

(58) The incoming data must be statistically DC-balanced.



Symbol/Description	Condition	Min	Typ	Max	Unit
DC differential input impedance	—	80	100	120	Ω
Powered down DC input impedance	Receiver pin impedance when the receiver termination is powered down	100k	—	—	Ω
Differential termination	From DC to 100 MHz	80	100	120	Ω
PPM tolerance	Allowed frequency mismatch between REFCLK and RX data	—	—	750	ppm

## P-Tile Transceiver Performance Specifications

This section provides P-tile transceiver specifications and timing for Intel Agilex devices.

### P-Tile Transceiver Performance

**Table 57. P-Tile Transmitter and Receiver Data Rate Performance**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Gen 1	Gen 2	Gen 3	Gen 4	Unit
Supported data rate	PCIe*	2.5	5	8	16	Gbps

**Table 58. P-Tile PLLA Performance**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Transceiver Speed Grade			Unit
		Min	Typ	Max	
VCO frequency	—	—	5	—	GHz
PLL bandwidth (BWTX-PKG_PLL1) <sup>(59)</sup>	PCIe 2.5 GT/s	1.5	—	22	MHz
	PCIe 5.0 GT/s	8	—	16	MHz
PLL bandwidth (BWTX-PKG_PLL2) <sup>(59)</sup>	PCIe 5.0 GT/s	5	—	16	MHz

*continued...*



Symbol/Description	Condition	Transceiver Speed Grade			Unit
		Min	Typ	Max	
PLL peaking (PKGTX-PLL1)	PCIe 2.5 GT/s	—	—	3	dB
	PCIe 5.0 GT/s	—	—	3	dB
PLL peaking (PKGTX-PLL2) <sup>(59)</sup>	PCIe 5.0 GT/s	1	—	—	dB

**Table 59. P-Tile PLLB Performance**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Transceiver Speed Grade			Unit
		Min	Typ	Max	
VCO frequency	—	—	8	—	GHz
PLL bandwidth (BWTX-PKG_PLL1) <sup>(60)</sup>	PCIe 8.0 GT/s	2	—	4	MHz
	PCIe 16.0 GT/s	2	—	4	MHz
PLL bandwidth (BWTX-PKG_PLL2) <sup>(60)</sup>	PCIe 8.0 GT/s	2	—	5	MHz
	PCIe 16.0 GT/s	2	—	5	MHz
PLL peaking (PKGTX-PLL1) <sup>(60)</sup>	PCIe 8.0 GT/s	—	—	2	dB
	PCIe 16.0 GT/s	—	—	2	dB
PLL peaking (PKGTX-PLL2) <sup>(60)</sup>	PCIe 8.0 GT/s	—	—	1	dB
	PCIe 16.0 GT/s	—	—	1	dB

<sup>(59)</sup> The Tx PLL bandwidth must lie between the minimum and maximum ranges given in this table. PLL peaking must lie below the value in this table. Note that the PLL bandwidth extends from zero up to the values specified in this table. The PLL bandwidth is defined at the point where its transfer function crosses the -3 dB point.

<sup>(60)</sup> The Tx PLL bandwidth must lie between the minimum and maximum ranges given in this table. PLL peaking must lie below the value in this table. Note that the PLL bandwidth extends from zero up to the values specified in this table. The PLL bandwidth is defined at the point where its transfer function crosses the -3 dB point.



## P-Tile Transceiver Reference Clock Specifications

**Table 60. P-Tile Reference Clock Specifications**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	All Transceiver Speed Grades			Unit
		Min	Typ	Max	
Supported I/O standards	—	HCSL			—
Input reference clock frequency <sup>(61)</sup>	—	99.97	100	100.03	MHz
Rising edge rate <sup>(62)</sup>	PCIe	0.6	—	4	V/ns
Falling edge rate <sup>(62)</sup>	PCIe	0.6	—	4	V/ns
Duty cycle	PCIe	40	—	60	%
Spread-spectrum modulating clock frequency	—	30	—	33	kHz
Spread-spectrum downspread	—	-0.5	—	0	%
Absolute V <sub>MAX</sub>	—	—	—	1.15	V
Absolute V <sub>MIN</sub>	—	—	—	-0.3	V
Peak-to-peak differential input voltage	—	300	—	1,500	mV
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250	—	550	mV
Cycle to cycle jitter (TCCJITTER) <sup>(63)</sup>	PCIe	—	—	150	ps
TSSC-MAX-PERIOD-SLEW	Max SSC df/dt	—	—	1,250	ppm/μs

<sup>(61)</sup> This number is with spread spectrum clocking (SSC) turned off. For systems with spread spectrum clocking, follow the specifications in *Section 8.6.3 Data Rate Independent Refclk Parameters* in the *PCI Express\* Base Specification Revision 4.0*.

<sup>(62)</sup> Measured from -150 mV to +150 mV on the differential waveform. The 300 mV measurement window is centered on the differential zero crossing.



**Related Information**

- [PCI Express Base Specification Revision 3.0](#)
- [PCI Express Base Specification Revision 4.0](#)

**P-Tile Transmitter Specifications**

**Table 61. P-Tile Transmitter Specifications**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	All Transceiver Speed Grades			Unit
		Min	Typ	Max	
Supported I/O standards	PCIe	High Speed Differential I/O			—
Differential on-chip termination resistors	PCIe	80	—	120	Ω
Differential peak-to-peak voltage for full swing	PCIe 2.5 GT/s	800	—	1,100	mV
	PCIe 5.0 GT/s	800	—	1,100	mV
	PCIe 8.0 GT/s	800	—	1,100	mV
	PCIe 16.0 GT/s	800	—	1,100	mV
Differential peak-to-peak voltage during EIEOS	PCIe 8.0 GT/s and 16.0 GT/s	250	—	—	mV
Lane-to-lane output skew	PCIe 2.5 GT/s	—	—	2.5	ns
	PCIe 5.0 GT/s	—	—	2	ns
	PCIe 8.0 GT/s	—	—	1.5	ns
	PCIe 16.0 GT/s	—	—	1.25	ns

(63) For common reference clock architecture, follow the jitter limit specified in the *PCI Express\* Card Electromechanical Specification* for 2.5 GT/s, *Section 4.3.7 Refclk Specifications* for 5.0 GT/s and *Section 4.3.8 Refclk Specifications* for 8.0 GT/s in the *PCI Express Base Specification Revision 3.0*, and *Section 8.6 Refclk Specifications* for 16.0 GT/s in the *PCI Express Base Specification Revision 4.0*.



## P-Tile Receiver Specifications

**Table 62. P-Tile Receiver Specifications**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	All Transceiver Speed Grades			Unit
		Min	Typ	Max	
Supported I/O standards	PCIe	High Speed Differential I/O			—
Peak-to-peak differential input voltage $V_{ID}$ (diff p-p)	PCIe 2.5 GT/s <sup>(64)</sup>	175 <sup>(65)</sup>	—	1,200	mV
	PCIe 5.0 GT/s <sup>(64)</sup>	100 <sup>(65)</sup>	—	1,200	mV
	PCIe 8.0 GT/s	25 <sup>(65)</sup>	—	— <sup>(66)</sup>	mV
	PCIe 16.0 GT/s	15 <sup>(65)</sup>	—	— <sup>(66)</sup>	mV
Differential on-chip termination resistors	—	80	—	120	$\Omega$
RESREF <sup>(67)</sup>	—	167.3	169	170.7	$\Omega$
RREF	—	2.772	2.8	2.828	k $\Omega$

### Related Information

PCI Express Base Specification Revision 4.0

<sup>(64)</sup> Voltage shown for PCIe 2.5 GT/s and 5.0 GT/s are at the package pins (TP2).

<sup>(65)</sup> For PCIe at 2.5 GT/s and 5 GT/s, the  $V_{ID}$  is measured at TP2, which is the accessible test point at the device under test. For PCIe 8.0 GT/s and 16.0 GT/s, the  $V_{ID}$  is measured at TP2P. TP2P defines a reference point that comprehends the effects of the behavioral Rx package plus Rx equalization and represents the only location where a meaningful eye height and eye width limits can be defined.

<sup>(66)</sup> The maximum eye height value depends on the transmitter launch voltage maximum value. Refer to the *PCIe Express Base Specification Rev. 4.0* for the generator (TX) launch voltage value.

<sup>(67)</sup> Connecting RESREF at 169  $\Omega$  calibrates PCIe channel on-chip termination to 85  $\Omega$ .





## H-Tile Transceiver Performance Specifications

### H-Tile Transceiver Performance

**Table 63. H-Tile Transmitter and Receiver Datarate Performance for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Transceiver Speed Grade		Unit
		-2	-3	
GX channels	Chip-to-chip and backplane	17.4		Gbps
GXT channels	Chip-to-chip and backplane	26.6	—	Gbps

**Note:** Refer to the *Transceiver Power Supply Operating Conditions* for  $V_{CCR\_GXB}$  and  $V_{CCT\_GXB}$  specifications when using bonded and non-bonded transceiver channels in Intel Agilex devices.

**Table 64. H-Tile ATX PLL Performance for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Transceiver Speed Grade		Unit
		-2	-3	
Supported output frequency	Maximum frequency	13.3	8.7	GHz
	Minimum frequency	500		MHz
$t_{LOCK}^{(68)}$	Maximum duration to lock	1		ms
$t_{ARESET}^{(69)}$	—	25		Avalon Clock Cycles

**Note:** TX jitter specifications for the SerialLite III protocol at 17.4 Gbps are as low as: TJ = 0.32 UI, RJ = 0.15 UI, DJ = 0.18 UI, and DCD = 0.05 UI.

<sup>(68)</sup> This specification applies after the ATX PLL, fPLL, or CMU PLL has completed calibration.

<sup>(69)</sup> You must use the Avalon-MM interface to hold the PLLs in reset for the specified cycles by writing to the ATX PLL, fPLL, or CMU PLL `pll_powerdown` register.



**Table 65. H-Tile Fractional PLL Performance for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Mode	All Transceiver Speed Grades	Unit
Supported output frequency (VCO frequency based)	Maximum datarate	Transceiver - General	12.5	Gbps
	Minimum datarate	Transceiver - General	6	Gbps
$t_{\text{LOCK}}$ <sup>(70)</sup>	Maximum duration to lock	—	1	ms
$t_{\text{ARESET}}$ <sup>(71)</sup>	—	—	25	Avalon Clock Cycles

**Table 66. H-Tile CMU PLL Performance for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	All Transceiver Speed Grades	Unit
Supported output frequency	Maximum frequency	5.15625	GHz
	Minimum frequency	2.45	GHz
$t_{\text{LOCK}}$ <sup>(72)</sup>	Maximum duration to lock	1	ms
$t_{\text{ARESET}}$ <sup>(73)</sup>	—	25	Avalon Clock Cycles

### Related Information

[Transceiver Power Supply Operating Conditions](#) on page 15

<sup>(70)</sup> This specification applies after the ATX PLL, fPLL, or CMU PLL has completed calibration.

<sup>(71)</sup> You must use the Avalon-MM interface to hold the PLLs in reset for the specified cycles by writing to the ATX PLL, fPLL, or CMU PLL `pll_powerdown` register.

<sup>(72)</sup> This specification applies after the ATX PLL, fPLL, or CMU PLL has completed calibration.

<sup>(73)</sup> You must use the Avalon-MM interface to hold the PLLs in reset for the specified cycles by writing to the ATX PLL, fPLL, or CMU PLL `pll_powerdown` register.



## H-Tile Transceiver Reference Clock Specifications

**Table 67. H-Tile Reference Clock Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	Min	Typ	Max	Unit
Supported I/O standards	Dedicated reference clock pin	CML, Differential LVPECL, LVDS, and HCSL			—
	RX reference clock pin	CML, Differential LVPECL, and LVDS			—
Input reference clock frequency (CMU PLL)	—	50	—	800	MHz
Input reference clock frequency (ATX PLL)	—	100	—	800	MHz
Input reference clock frequency (FPLL PLL)	—	50	—	800	MHz
Rise time	20% to 80%	—	—	350	ps
Fall time	80% to 20%	—	—	350	ps
Duty cycle	—	45	—	55	%
Spread-spectrum modulating clock frequency	PCIe	30	—	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5	—	%
On-chip termination resistors	—	—	100	—	Ω
Absolute $V_{MAX}$	Dedicated reference clock pin	—	—	1.6	V
	RX reference clock pin	—	—	1.2	V
Absolute $V_{MIN}$	—	-0.4	—	—	V
Peak-to-peak differential input voltage	—	200	—	1,600	mV
$V_{ICM}$ (AC coupled)	$V_{CCR\_GXB} = 1.03$ V	—	0	—	V

*continued...*



Symbol/Description	Condition	Min	Typ	Max	Unit
	V <sub>CCR_GXB</sub> = 1.12 V	—	0	—	V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250	—	550	mV
Transmitter REFCLK phase noise (800 MHz) <sup>(74)</sup> <sup>(75)</sup>	100 Hz	—	—	-70	dBc/Hz
	1 kHz	—	—	-90	dBc/Hz
	10 kHz	—	—	-100	dBc/Hz
	100 kHz	—	—	-110	dBc/Hz
	≥ 1 MHz	—	—	-120	dBc/Hz
RREF	—	—	2.0k ±1%	—	Ω
T <sub>SSC-MAX-PERIOD-SLEW</sub>	Max SSC df/dt	—	—	0.75	—

**Note:** When using PCI Express, you must meet the reference clock phase jitter requirements as specified in the 4.3.7 Refclk Specifications for 2.5 GT/s and 5.0 GT/s and 4.3.8 Refclk Specification for 8.0 GT/s sections of the PCI Express Base Specification Revision 3.0.

### Related Information

[PCI Express Base Specification Revision 3.0](#)

<sup>(74)</sup> To calculate the REFCLK phase noise requirement at frequencies other than 800 MHz, use the following formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 800 MHz + 20 × log(f/800).

<sup>(75)</sup> A phase noise (PN) mask overrides the REFCLK noise.



## H-Tile Transceiver Clocks Specifications

**Table 68. H-Tile Transceiver Clock Network Maximum Data Rate Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Clock Network	Maximum Performance <sup>(76)</sup>			Channel Span	Unit
	ATX	fPLL	CMU		
×1	17.4	12.5	10.3125	6 channels	Gbps
×6	17.4	12.5	—	6 channels	Gbps
×24	17.4 <sup>(77)</sup>	12.5	—	2 banks up and 1 bank down (total 24 channels) or 2 banks down and 1 bank up (total 24 channels)	Gbps
GXT clock lines	26.6	—	—	4 GXT channels within the same transceiver bank and 2 from the bank above or 2 from the bank below <sup>(78)</sup>	Gbps

**Table 69. H-Tile Transceiver Clocks Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Clock	Value	Unit
reconfig_clk	≤150	MHz
fixed_clk for the RX detect circuit	250 ±20%	MHz

For OSC\_CLK\_1 specifications, refer to the *External Configuration Clock Source Requirements* section.

<sup>(76)</sup> The maximum data rate depends on speed grade.

<sup>(77)</sup> Bonded channels operating at data rates above 16 Gbps require 1.12 V ± 20 mV at the pin. For channels that are placed in the same H-Tile as the channels that required 1.12 V ± 20 mV,  $V_{CCR\_GXB} = 1.12 \text{ V} \pm 20 \text{ mV}$ .

<sup>(78)</sup> If the upper ATX PLL in a bank is used as the main GXT PLL, then the channel span includes two GXT channels from the bank above. If the lower ATX PLL in a bank is used as the main GXT PLL, then the channel span includes two GXT channels from the bank below.



**Related Information**

External Configuration Clock Source Requirements on page 101

**H-Tile Transmitter Specifications**

**Table 70. H-Tile Transmitter Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	All Transceiver Speed Grades			Unit
		Min	Typ	Max	
Supported I/O standards	—	High Speed Differential I/O <sup>(79)</sup>			—
Differential on-chip termination resistors	85-Ω setting	—	85 ±20%	—	Ω
	100-Ω setting	—	100 ±20%	—	Ω
V <sub>OCM</sub> (AC coupled)	V <sub>CCT_GXB</sub> = 1.03 V <sup>(80)</sup>	—	515	—	mV
	V <sub>CCT_GXB</sub> = 1.12 V <sup>(80)</sup>	—	560	—	mV
V <sub>OCM</sub> (DC coupled)	V <sub>CCT_GXB</sub> = 1.03 V <sup>(80)</sup>	—	515	—	mV
	V <sub>CCT_GXB</sub> = 1.12 V <sup>(80)</sup>	—	560	—	mV
Rise time <sup>(81)</sup>	20% to 80%	20	—	130	ps
Fall time <sup>(81)</sup>	80% to 20%	20	—	130	ps
Intra-differential pair skew	TX V <sub>CM</sub> = 0.5 V and slew rate of 15 ps	—	—	15	ps

<sup>(79)</sup> High Speed Differential I/O is the dedicated I/O standard for the transmitter in Intel Agilex transceivers.

<sup>(80)</sup> For GXT channels, V<sub>CCT\_GXB</sub> must be 1.12 V. For GX channels, V<sub>CCT\_GXB</sub> must be 1.03 V. V<sub>CCT\_GXB</sub> must be 1.12 V when using GX and GXT channels together within the same H-Tile.

<sup>(81)</sup> The Intel Quartus Prime software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.



**Table 71. H-Tile Typical Transmitter V<sub>OD</sub> Settings for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	V <sub>OD</sub> Setting <sup>(82)</sup>	V <sub>OD</sub> /V <sub>CCT_GXB</sub> Ratio
V <sub>OD</sub> differential value = V <sub>OD</sub> /V <sub>CCT_GXB</sub> ratio × V <sub>CCT_GXB</sub>	31	1.00
	30	0.97
	29	0.93
	28	0.90
	27	0.87
	26	0.83
	25	0.80
	24	0.77
	23	0.73
	22	0.70
	21	0.67
	20	0.63
	19	0.60
	18	0.57
	17	0.53
	16	0.50
	15	0.47
14	0.43	
13	0.40	
12	0.37	

(82) Intel recommends a V<sub>OD</sub> ranging from 31 to 17.



**Table 72. H-Tile Transmitter Channel-to-channel Skew Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Mode	Channel Span	Maximum Skew	Unit
x6 clock	Up to 6 channels in one bank	61	ps
x24 clock	Up to 24 channels in one bank	500 <sup>(83)</sup>	ps

## H-Tile Receiver Specifications

**Table 73. H-Tile Receiver Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol/Description	Condition	All Transceiver Speed Grades			Unit
		Min	Typ	Max	
Supported I/O standards	—	High Speed Differential I/O, CML, Differential LVPECL, and LVDS			—
Absolute $V_{MAX}$ for a receiver pin <sup>(84)</sup>	—	—	—	1.2	V
Absolute $V_{MIN}$ for a receiver pin <sup>(85)</sup>	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration	—	—	—	2	V

*continued...*

<sup>(83)</sup> 500 ps is not supported for all configurations and depends upon the Master CGB placement.

<sup>(84)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

<sup>(85)</sup> A passive pull up resistance prevents a 0-V common mode voltage on AC coupled receiver pins before the FPGA is configured.





Symbol/Description	Condition	All Transceiver Speed Grades			Unit
		Min	Typ	Max	
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration	$V_{CCR\_GXB} = 1.03\text{ V}, 1.12\text{ V}$ <sup>(86)</sup> <sup>(87)</sup>	—	—	2	V
Differential on-chip termination resistors	85- $\Omega$ setting	—	85 $\pm$ 20%	—	$\Omega$
	100- $\Omega$ setting	—	100 $\pm$ 20%	—	$\Omega$
$V_{ICM}$ (AC coupled)	$V_{CCR\_GXB} = 1.03\text{ V}$ <sup>(87)</sup>	—	700	—	mV
	$V_{CCR\_GXB} = 1.12\text{ V}$ <sup>(87)</sup>	—	750	—	mV
$t_{LTR}$ <sup>(88)</sup>	—	—	—	1	ms
$t_{LTD}$ <sup>(89)</sup>	—	4	—	—	$\mu$ s
$t_{LTD\_manual}$ <sup>(90)</sup>	—	4	—	—	$\mu$ s
$t_{LTR\_LTD\_manual}$ <sup>(91)</sup>	—	15	—	—	$\mu$ s

*continued...*

- (86) Bonded channels operating at data rates above 16 Gbps require 1.12 V  $\pm$  20 mV at the pin. For channels that are placed in the same H-Tile as the channels that required 1.12 V  $\pm$  20 mV,  $V_{CCR\_GXB} = 1.12\text{ V} \pm 20\text{ mV}$ .
- (87) For GXT channels,  $V_{CCR\_GXB}$  must be 1.12 V. For GX channels,  $V_{CCR\_GXB}$  must be 1.03 V.  $V_{CCR\_GXB}$  must be 1.12 V for the transceiver on the same H-Tile when using GX and GXT channels together.
- (88)  $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset or after CDR calibration is completed.
- (89)  $t_{LTD}$  is time required for the receiver CDR to start recovering valid data after the `rx_is_lockedtoata` signal goes high.
- (90)  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the `rx_is_lockedtoata` signal goes high when the CDR is functioning in the manual mode.
- (91)  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the `rx_is_lockedtoref` signal goes high when the CDR is functioning in the manual mode.



Symbol/Description	Condition	All Transceiver Speed Grades			Unit
		Min	Typ	Max	
Run length	—	—	—	200	UI
CDR ppm tolerance	PCIe only	-300	—	300	ppm
	All other protocols	-1,000	—	1,000	ppm

## HPS Performance Specifications

This section provides hard processor system (HPS) specifications and timing for Intel Agilex devices.

### HPS Clock Performance

**Table 74. Maximum HPS Clock Frequencies for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Performance	V <sub>CCL_HPS</sub> (V)	MPU Frequency (MHz)	L3 Frequency (MHz) (l3_main_free_clk)	MPFE Frequency (MHz)	Rate	DDR Clock (MHz)	DDR (Mb/s per pin)
-1 speed grade	Fixed: 0.95	1,500	400	400	Quarter	1,600	3,200
				667	Half	1,333	2,666
	SmartVID	1,200	400	400	Quarter	1,600	3,200
				667	Half	1,333	2,666
-2 speed grade	SmartVID	1,000	400	334	Quarter	1,333	2,666
				600	Half	1,200	2,400
-3 speed grade	SmartVID	800	400	300	Quarter	1,200	2,400
				534	Half	1,067	2,133
-4 speed grade	Fixed: 0.8	800	400	267	Quarter	1,067	2,133
				467	Half	933	1,866



### Related Information

#### External Memory Interface Spec Estimator

Provides the specific details of the maximum allowed SDRAM operating frequency.

### HPS Internal Oscillator Frequency

**Table 75. HPS Internal Oscillator Frequency for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
Internal oscillator frequency	150	300	400	MHz

### HPS PLL Specifications

**Table 76. HPS PLL Input Requirements for Intel Agilex Devices**

The main HPS PLL receives its clock signals from the HPS\_OSC\_CLK pin. Refer to the *Intel Agilex Device Family Pin Connection Guidelines* for information about assigning this pin.

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
Clock input range	25	—	125	MHz
Clock input accuracy	—	—	50	ppm
Clock input duty cycle	45	50	55	%



**Table 77. HPS PLL Performance for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Description	Min	Max	Unit
Main PLL VCO output	—	3,000	MHz
Peripheral PLL VCO output	—	3,000	MHz
h2f_user0_clk <sup>(92)</sup>	—	500	MHz
h2f_user1_clk <sup>(92)</sup>	—	500	MHz

**Related Information**

[Intel Agilex Device Family Pin Connection Guidelines](#)

Provides more information about the HPS\_OSC\_CLK pin assignment.

**HPS SPI Timing Characteristics**

**Table 78. SPI Master Timing Requirements for Intel Agilex Devices**

You can adjust the input delay timing by programming the `rx_sample_dly` register.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T <sub>spi_ref_clk</sub>	The period of the SPI internal reference clock, sourced from <code>l4_main_clk</code>	2.5	—	—	ns
T <sub>clk</sub>	SPIM_CLK clock period	16.67	—	—	ns
T <sub>dutycycle</sub>	SPIM_CLK duty cycle	45	50	55	%
T <sub>ck_jitter</sub>	SPIM_CLK output jitter	—	—	2	%
T <sub>dio</sub>	Master-out slave-in (MOSI) output skew	-3	—	2	ns
<i>continued...</i>					

<sup>(92)</sup> The HPS PLL provides this clock to the FPGA fabric.




Symbol	Description	Min	Typ	Max	Unit
$T_{dssfrst}^{(93)}$	SPI_SS_N asserted to first SPIM_CLK edge	$(1.5 \times T_{clk}) - 2$	—	—	ns
$T_{dsslst}^{(93)}$	Last SPIM_CLK edge to SPI_SS_N deasserted	$T_{clk} - 2$	—	—	ns
$T_{su}^{(94)}$	SPIM_MISO setup time with respect to SPIM_CLK capture edge	$4.5 - (rx\_sample\_dly \times T_{spi\_ref\_clk})^{(95)}$	—	—	ns
$T_h^{(94)}$	Input hold in respect to SPIM_CLK capture edge	$1.3 + (rx\_sample\_dly \times T_{spi\_ref\_clk})$	—	—	ns

(93) SPI\_SS\_N behavior differs depending on Motorola SPI, TI SSP or Microwire operational mode.

(94) The capture edge differs depending on the operational mode. For Motorola SPI, the capture edge can be the rising or falling edge depending on the scpol register bit; for TI SSP, the capture edge is the falling edge; for Microwire, the capture edge is the rising edge.

(95) Valid values of  $rx\_sample\_dly$  range from 1 to 64 (units are in  $T_{spi\_ref\_clk}$  steps)


Figure 4. SPI Master Output Timing Diagram



\*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register



Figure 5. SPI Master Input Timing Diagram



\*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register



**Table 79. SPI Slave Timing Requirements for Intel Agilex Devices**


For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
$T_{spi\_ref\_clk}$	The period of the SPI internal reference clock, sourced from <code>l4_main_clk</code>	2.5	—	—	ns
$T_{clk}$	SPIM_CLK clock period	30	—	—	ns
$T_{dutycycle}$	SPIM_CLK duty cycle	45	50	55	%
$T_d$	Master-in slave-out (MISO) output skew	$(2 \times T_{spi\_ref\_clk}) + 3$	—	$(3 \times T_{spi\_ref\_clk}) + 11$	ns
$T_{su}$	Master-out slave-in (MOSI) setup time	4	—	—	ns
$T_h$	Master-out slave-in (MOSI) hold time	9	—	—	ns
$T_{suss}$	SPI_SS_N asserted to first SPIM_CLK edge	$T_{spi\_ref\_clk} + 4$	—	—	ns
$T_{hss}$	Last SPIM_CLK edge to SPI_SS_N deasserted	$T_{spi\_ref\_clk} + 4$	—	—	ns





Figure 6. SPI Slave Output Timing Diagram



\*Serial clock phase configuration bit, in the SPI controller's CTRLRO register

Figure 7. SPI Slave Input Timing Diagram



\*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register



## HPS SD/MMC Timing Characteristics

**Table 80. HPS Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Agilex Devices**

These timings apply to SD, MMC, and embedded MMC (eMMC) cards operating at 1.8 V.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T <sub>sdmmc_clk</sub>	SDMMC_CCLK clock period (Identification mode)	2,500	—	—	ns
	SDMMC_CCLK clock period (SDR12)	40	—	—	ns
	SDMMC_CCLK clock period (SDR25)	20	—	—	ns
T <sub>dutycycle</sub>	SDMMC_CCLK duty cycle	45	50	55	%
T <sub>sdmmc_clk_jitter</sub>	SDMMC_CCLK output jitter	—	—	2	%
T <sub>sdmmc_clk</sub>	Internal reference clock before division by 4	5	—	—	ns
T <sub>d</sub>	SDMMC_CMD/ SDMMC_DATA[7:0] output delay <sup>(96)</sup>	$T_{sdmmc\_clk} \times drvsel/2$	—	$3 + (T_{sdmmc\_clk} \times drvsel/2)$	ns
T <sub>su</sub>	SDMMC_CMD/ SDMMC_DATA[7:0] input setup <sup>(97)</sup>	$6 - (T_{sdmmc\_clk} \times smp1sel/2)$	—	—	ns
T <sub>h</sub>	SDMMC_CMD/ SDMMC_DATA[7:0] input hold <sup>(97)</sup>	$0.5 + (T_{sdmmc\_clk} \times smp1sel/2)$	—	—	ns


None of the HPS I/Os supports 3 V mode, while SD/MMC cards must operate at 3 V at power on. eMMC devices can operate at 1.8 V at power on.

<sup>(96)</sup> When the *drvsel* bitfield in the *sdmmc* register is set to 3 (in the system manager) and the reference clock (*sdmmc\_clk*) is 200 MHz for example, the output delay time is 7.5 to 10.5 ns.

<sup>(97)</sup> When the *smp1sel* bitfield in the *sdmmc* register is set to 2 (in the system manager) and the reference clock (*sdmmc\_clk*) is 200 MHz for example, the setup time is 1 ns and the hold time is 5.5 ns.

**Note:** SD cards power up at 3 V. To support SD, your design must include a level shifter between the SD card and the HPS SD/MMC interface.

**Figure 8. SD/MMC Timing Diagram**



### HPS USB UPLI Timing Characteristics


**Table 81. HPS USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
$T_{usb\_clk}$	USB_CLK clock period	—	16.667	—	ns
$T_d$	Clock to USB_STP/ USB_DATA[7:0] output delay	2	—	7	ns
$T_{su}$	Setup time for USB_DIR/ USB_NXT/USB_DATA[7:0]	4	—	—	ns
$T_h$	Hold time for USB_DIR/ USB_NXT/USB_DATA[7:0]	1	—	—	ns



Figure 9. USB ULPI Timing Diagram



Note: The USB interface supports single data rate (SDR) timing only.

### HPS Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 82. Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Intel Agilex Devices


For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
$T_{clk}$ (1000Base-T)	TX_CLK clock period	—	8	—	ns
$T_{clk}$ (100Base-T)	TX_CLK clock period	—	40	—	ns
$T_{clk}$ (10Base-T)	TX_CLK clock period	—	400	—	ns
$T_{duty}$ (1000Base-T)	TX_CLK duty cycle	45	50	55	%
$T_{duty}$ (10/100Base-T)	TX_CLK duty cycle	40	50	60	%
$T_d$ <sup>(98)</sup> <sup>(99)</sup>	TXD/TX_CTL to TX_CLK output skew	-0.5	—	0.5	ns

<sup>(98)</sup> Rise and fall times depend on the I/O standard, drive strength, and loading. Intel recommends simulating your configuration.

<sup>(99)</sup> If you connect a PHY that does not implement clock-to-data skew, you can delay TX\_CLK by 1.5–2.0 ns with the HPS I/O programmable delay, to meet the PHY's 1-ns data-to-clock skew requirement.

**Figure 10. RGMII TX Timing Diagram**



**Table 83. RGMII RX Timing Requirements for Intel Agilex Devices**


For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
$T_{clk}$ (1000Base-T)	RX_CLK clock period	—	8	—	ns
$T_{clk}$ (100Base-T)	RX_CLK clock period	—	40	—	ns
$T_{clk}$ (10Base-T)	RX_CLK clock period	—	400	—	ns
$T_{duty\ cycle}$ (1000Base-T)	RX_CLK duty cycle	45	50	55	%
$T_{duty\ cycle}$ (10/100Base-T)	RX_CLK duty cycle	40	50	60	%
$T_{su}$	RX_D/RX_CTL to RX_CLK setup time	1	—	—	ns
$T_h^{(100)}$	RX_CLK to RX_D/RX_CTL hold time	1	—	—	ns

<sup>(100)</sup> If you connect a PHY that does not implement clock-to-data skew, you can meet the HPS EMAC's 1 ns setup time by delaying RX\_CLK by 1.5-2 ns, using the HPS I/O programmable delay.



**Figure 11. RGMII RX Timing Diagram**



**Table 84. Reduced Media Independent Interface (RMII) Clock Timing Requirements for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table


Symbol	Description	Min	Typ	Max	Unit
T <sub>clk</sub>	REF_CLK clock period, sourced by HPS TX_CLK	—	20	—	ns
	REF_CLK clock period, sourced by external clock source	—	20	—	ns
T <sub>dutycycle_int</sub>	Clock duty cycle, REF_CLK sourced by TX_CLK	35	50	65	%
T <sub>dutycycle_ext</sub>	Clock duty cycle, REF_CLK sourced by external clock source	35	50	65	%

**Table 85. RMII TX Timing Requirements for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T <sub>d</sub>	TX_CLK to TXD/TX_CTL output data delay	2	—	10	ns

**Figure 12. RMII TX Timing Diagram**



Note:


1. For RMII mode, RX\_CLK is always used as the reference clock. Refer to the *HPS-to-PHY Interface Diagram* in the *Intel Agilex Hard Processor System Technical Reference Manual* for example system-level topologies.

**Table 86. RMII RX Timing Requirements for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
$T_{su}$	RX_D/RX_CTL setup time	2	—	—	ns
$T_h$	RX_D/RX_CTL hold time	1	—	—	ns

**Figure 13. RMII RX Timing Diagram**



Note:

1. For RMII mode, RX\_CLK is always used as the reference clock. Refer to the *HPS-to-PHY Interface Diagram* in the *Intel Agilex Hard Processor System Technical Reference Manual* for example system-level topologies.






**Table 87. Management Data Input/Output (MDIO) Timing Requirements for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
$T_{clk}$	MDC clock period	400	—	—	ns
$T_d$	MDC to MDIO output data delay	10	—	300	ns
$T_{su}$	Setup time for MDIO data	10	—	—	ns
$T_h$	Hold time for MDIO data	0	—	—	ns

**Figure 14. MDIO Timing Diagram**



**Related Information**

[HPS-to-PHY Interface Diagrams section, Intel Agilex Hard Processor System Technical Reference Manual](#)  
 Provides the example system-level topologies.



## HPS I<sup>2</sup>C Timing Characteristics

**Table 88. HPS I<sup>2</sup>C Timing Requirements for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T <sub>clk</sub>	Serial clock (SCL) clock period	10	—	2.5	—	μs
T <sub>clk_jitter</sub>	I <sup>2</sup> C clock output jitter	—	2	—	2	%
T <sub>HIGH</sub> <sup>(101)</sup>	SCL high period	4 <sup>(102)</sup>	—	0.6 <sup>(103)</sup>	—	μs
T <sub>LOW</sub> <sup>(104)</sup>	SCL low period	4.7 <sup>(105)</sup>	—	1.3 <sup>(106)</sup>	—	μs
T <sub>SU;DAT</sub>	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1	—	μs
T <sub>HD;DAT</sub> <sup>(107)</sup>	Hold time for SCL to SDA data	0	3.15	0	0.6	μs
T <sub>VD;DAT</sub> <sup>(108)</sup> and T <sub>VD;ACK</sub>	SCL to SDA output data delay	—	3.45 <sup>(109)</sup>	—	0.9 <sup>(110)</sup>	μs

*continued...*

<sup>(101)</sup> You can adjust T<sub>high</sub> using the `ic_ss_scl_hcnt` or `ic_fs_scl_hcnt` register.

<sup>(102)</sup> The recommended minimum setting for `ic_ss_scl_hcnt` is 440.

<sup>(103)</sup> The recommended minimum setting for `ic_fs_scl_hcnt` is 71.

<sup>(104)</sup> You can adjust T<sub>low</sub> using the `ic_ss_scl_lcnt` or `ic_fs_scl_lcnt` register.

<sup>(105)</sup> The recommended minimum setting for `ic_ss_scl_lcnt` is 500.

<sup>(106)</sup> The recommended minimum setting for `ic_fs_scl_lcnt` is 141.

<sup>(107)</sup> T<sub>HD;DAT</sub> is affected by the rise and fall time.

<sup>(108)</sup> T<sub>VD;DAT</sub> and T<sub>VD;ACK</sub> are affected by the rise and fall time, as well as the SDA hold time (set by adjusting the `ic_sda_hold` register).




Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T <sub>SU;STA</sub>	Setup time for a repeated start condition	4.7	—	0.6	—	μs
T <sub>HD;STA</sub>	Hold time for a repeated start condition	4	—	0.6	—	μs
T <sub>SU;STO</sub>	Setup time for a stop condition	4	—	0.6	—	μs
T <sub>BUF</sub>	SDA high pulse duration between STOP and START	4.7	—	1.3	—	μs
T <sub>scl:r</sub> <sup>(111)</sup>	SCL rise time	—	1,000	20	300	ns
T <sub>scl:f</sub> <sup>(111)</sup>	SCL fall time	—	300	6.54	300	ns
T <sub>sda:r</sub> <sup>(111)</sup>	SDA rise time	—	1,000	20	300	ns
T <sub>sda:f</sub> <sup>(111)</sup>	SDA fall time	—	300	6.54	300	ns

(109) Use maximum SDA\_HOLD = 240 to be within the specification.

(110) Use maximum SDA\_HOLD = 60 to be within the specification.

(111) Rise and fall time parameters vary depending on external factors such as the characteristics of the I/O driver, pull-up resistor value, and total capacitance on the transmission line.

Figure 15. I<sup>2</sup>C Timing Diagram





## HPS NAND Timing Characteristics

**Table 89. HPS NAND ONFI 1.0 Timing Requirements for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Max	Unit
T <sub>WP</sub> <sup>(112)</sup>	Write enable pulse width	10	—	ns
T <sub>WH</sub> <sup>(112)</sup>	Write enable hold time	7	—	ns
T <sub>RP</sub> <sup>(112)</sup>	Read enable pulse width	10	—	ns
T <sub>REH</sub> <sup>(112)</sup>	Read enable hold time	7	—	ns
T <sub>CLS</sub> <sup>(112)</sup>	Command latch enable to write enable setup time	10	—	ns
T <sub>CLH</sub> <sup>(112)</sup>	Command latch enable to write enable hold time	5	—	ns
T <sub>CS</sub> <sup>(112)</sup>	Chip enable to write enable setup time	15	—	ns
T <sub>CH</sub> <sup>(112)</sup>	Chip enable to write enable hold time	5	—	ns
T <sub>ALS</sub> <sup>(112)</sup>	Address latch enable to write enable setup time	10	—	ns
T <sub>ALH</sub> <sup>(112)</sup>	Address latch enable to write enable hold time	5	—	ns
T <sub>DS</sub> <sup>(112)</sup>	Data to write enable setup time	7	—	ns
T <sub>DH</sub> <sup>(112)</sup>	Data to write enable hold time	5	—	ns
T <sub>WB</sub> <sup>(112)</sup>	Write enable high to R/B low	—	200	ns
T <sub>CEA</sub>	Chip enable to data access time	—	100	ns
				<i>continued...</i>

<sup>(112)</sup> This timing is software programmable. Refer to the *NAND Flash Controller* chapter in the *Intel Agilex Hard Processor System Technical Reference Manual* for more information about software-programmable timing in the NAND flash controller.

Symbol	Description	Min	Max	Unit
$T_{REA}$	Read enable to data access time	—	40	ns
$T_{RHZ}$	Read enable to data high impedance	—	200	ns
$T_{RR}$	Ready to read enable low	20	—	ns

Figure 16. NAND Command Latch Timing Diagram






Figure 17. NAND Address Latch Timing Diagram




Figure 18. NAND Data Output Cycle Timing Diagram




Figure 19. NAND Data Input Cycle Timing Diagram








Figure 20. NAND Data Input Timing Diagram for Extended Data Output (EDO) Cycle





Figure 21. NAND Read Status Timing Diagram






Figure 22. NAND Read Status Enhanced Timing Diagram



## HPS Trace Timing Characteristics

**Table 90. Trace Timing Requirements for Intel Agilex Devices**

To increase the trace bandwidth, Intel recommends routing the trace interface to the FPGA in the HPS Platform Designer component. The FPGA trace interface offers a 64-bit single data rate path that can be converted to double data rate to minimize FPGA I/O usage.


Depending on the trace module that you connect to the HPS trace interface, you may need to include board termination to achieve the maximum sampling speed possible. Refer to your trace module data sheet for termination recommendations.

Most trace modules implement programmable clock and data skew, to improve trace data timing margins. Alternatively, you can change the clock-to-data timing relationship with the HPS programmable I/O delay.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
$T_{clk}$	Trace clock period	6.667	—	—	ns
$T_{clk\_jitter}$	Trace clock output jitter	—	—	2	%
$T_{dutycycle}$	Trace clock maximum duty cycle	45	50	55	%
$T_d$	$T_{clk}$ to D0–D15 output data delay	0	—	1.8	ns

**Figure 23. Trace Timing Diagram**





## HPS GPIO Interface

The general-purpose I/O (GPIO) interface has debounce circuitry included to remove signal glitches. The debounce clock frequency ranges from 125 Hz to 32 kHz. The minimum pulse width is 1 debounce clock cycle and the minimum detectable GPIO pulse width is 62.5  $\mu$ s (at 32 kHz).

If the external signal is driven into the GPIO for less than one clock cycle, the external signal is filtered. If the external signal is between one and two clock cycles, the external signal may or may not be filtered depending on the phase of the signal. If the external signal is more than two clock cycles, the external signal is not filtered.


## HPS JTAG Timing Characteristics

**Table 91. HPS JTAG Timing Requirements for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
t <sub>JCP</sub>	TCK clock period	41.66	—	—	ns
t <sub>JCH</sub>	TCK clock high time	20	—	—	ns
t <sub>JCL</sub>	TCK clock low time	20	—	—	ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	5	—	—	ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	5	—	—	ns
t <sub>JPH</sub>	JTAG port hold time	0	—	—	ns
t <sub>JPCO</sub>	JTAG port clock to output	0	—	8	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output	—	—	10	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	—	—	10	ns

Figure 24. HPS JTAG Timing Diagram



### HPS Programmable I/O Timing Characteristics

Table 92. HPS Programmable I/O Delay (Output Path) for Intel Agilex Device

For specification status, see the *Data Sheet Status* table

Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
ZERO_CHAIN_DELAY	0	0	Intrinsic I/O delay. Bypasses the delay chain	—	0	—	ps
CHAIN_DELAY	1	0	Intrinsic I/O delay + Minimum + 0 × Chain Delay	—	0	—	ps
ONE_CHAIN_DELAY	1	1	Intrinsic I/O delay + Minimum + 1 × Chain Delay	—	294	—	ps
TWO_CHAIN_DELAY	1	2	Intrinsic I/O delay + Minimum + 2 × Chain Delay	—	416	—	ps
THREE_CHAIN_DELAY	1	3	Intrinsic I/O delay + Minimum + 3 × Chain Delay	—	516	—	ps
FOUR_CHAIN_DELAY	1	4	Intrinsic I/O delay + Minimum + 4 × Chain Delay	—	619	—	ps

*continued...*



Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
FIVE_CHAIN_DELAY	1	5	Intrinsic I/O delay + Minimum + 5 × Chain Delay	—	727	—	ps
SIX_CHAIN_DELAY	1	6	Intrinsic I/O delay + Minimum + 6 × Chain Delay	—	838	—	ps
SEVEN_CHAIN_DELAY	1	7	Intrinsic I/O delay + Minimum + 7 × Chain Delay	—	910	—	ps
EIGHT_CHAIN_DELAY	1	8	Intrinsic I/O delay + Minimum + 8 × Chain Delay	—	1,017	—	ps
NINE_CHAIN_DELAY	1	9	Intrinsic I/O delay + Minimum + 9 × Chain Delay	—	1,116	—	ps
TEN_CHAIN_DELAY	1	10	Intrinsic I/O delay + Minimum + 10 × Chain Delay	—	1,214	—	ps
ELEVEN_CHAIN_DELAY	1	11	Intrinsic I/O delay + Minimum + 11 × Chain Delay	—	1,302	—	ps
TWELVE_CHAIN_DELAY	1	12	Intrinsic I/O delay + Minimum + 12 × Chain Delay	—	1,404	—	ps
THIRTEEN_CHAIN_DELAY	1	13	Intrinsic I/O delay + Minimum + 13 × Chain Delay	—	1,487	—	ps
FOURTEEN_CHAIN_DELAY	1	14	Intrinsic I/O delay + Minimum + 14 × Chain Delay	—	1,591	—	ps
FIFTEEN_CHAIN_DELAY	1	15	Intrinsic I/O delay + Minimum + 15 × Chain Delay	—	1,682	—	ps
—	1	[16:30]	INVALID	—	—	—	—
—	2	—	INVALID	—	—	—	—

*continued...*



Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
—	3	[0:15]	INVALID	—	—	—	—
SIXTEEN_CHAIN_DELAY	3	16	Intrinsic I/O delay + Minimum + 16 × Chain Delay	—	1,874	—	ps
SEVENTEEN_CHAIN_DELAY	3	17	Intrinsic I/O delay + Minimum + 17 × Chain Delay	—	1,964	—	ps
EIGHTEEN_CHAIN_DELAY	3	18	Intrinsic I/O delay + Minimum + 18 × Chain Delay	—	2,050	—	ps
NINETEEN_CHAIN_DELAY	3	19	Intrinsic I/O delay + Minimum + 19 × Chain Delay	—	2,140	—	ps
TWENTY_CHAIN_DELAY	3	20	Intrinsic I/O delay + Minimum + 20 × Chain Delay	—	2,247	—	ps
TWENTYONE_CHAIN_DELAY	3	21	Intrinsic I/O delay + Minimum + 21 × Chain Delay	—	2,330	—	ps
TWENTYTWO_CHAIN_DELAY	3	22	Intrinsic I/O delay + Minimum + 22 × Chain Delay	—	2,435	—	ps
TWENTYTHREE_CHAIN_DELAY	3	23	Intrinsic I/O delay + Minimum + 23 × Chain Delay	—	2,534	—	ps
TWENTYFOUR_CHAIN_DELAY	3	24	Intrinsic I/O delay + Minimum + 24 × Chain Delay	—	2,586	—	ps
TWENTYFIVE_CHAIN_DELAY	3	25	Intrinsic I/O delay + Minimum + 25 × Chain Delay	—	2,726	—	ps
TWENTYSIX_CHAIN_DELAY	3	26	Intrinsic I/O delay + Minimum + 26 × Chain Delay	—	2,801	—	ps

*continued...*





Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
TWENTYSEVEN_CHAIN_DELAY	3	27	Intrinsic I/O delay + Minimum + 27 × Chain Delay	—	2,921	—	ps
TWENTYEIGHT_CHAIN_DELAY	3	28	Intrinsic I/O delay + Minimum + 28 × Chain Delay	—	3,013	—	ps
TWENTYNINE_CHAIN_DELAY	3	29	Intrinsic I/O delay + Minimum + 29 × Chain Delay	—	3,071	—	ps
THIRTY_CHAIN_DELAY	3	30	Intrinsic I/O delay + Minimum + 30 × Chain Delay	—	3,170	—	ps

**Table 93. HPS Programmable I/O Delay (Input Path) for Intel Agilex Device**

For specification status, see the *Data Sheet Status* table

Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
ZERO_CHAIN_DELAY	0	0	Intrinsic I/O delay. Bypasses the delay chain	—	0	—	ps
CHAIN_DELAY	1	0	Intrinsic I/O delay + Minimum + 0 × Chain Delay	—	0	—	ps
ONE_CHAIN_DELAY	1	1	Intrinsic I/O delay + Minimum + 1 × Chain Delay	—	294	—	ps
TWO_CHAIN_DELAY	1	2	Intrinsic I/O delay + Minimum + 2 × Chain Delay	—	416	—	ps
THREE_CHAIN_DELAY	1	3	Intrinsic I/O delay + Minimum + 3 × Chain Delay	—	516	—	ps
FOUR_CHAIN_DELAY	1	4	Intrinsic I/O delay + Minimum + 4 × Chain Delay	—	619	—	ps

*continued...*



Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
FIVE_CHAIN_DELAY	1	5	Intrinsic I/O delay + Minimum + 5 × Chain Delay	—	727	—	ps
SIX_CHAIN_DELAY	1	6	Intrinsic I/O delay + Minimum + 6 × Chain Delay	—	838	—	ps
SEVEN_CHAIN_DELAY	1	7	Intrinsic I/O delay + Minimum + 7 × Chain Delay	—	910	—	ps
EIGHT_CHAIN_DELAY	1	8	Intrinsic I/O delay + Minimum + 8 × Chain Delay	—	1,017	—	ps
NINE_CHAIN_DELAY	1	9	Intrinsic I/O delay + Minimum + 9 × Chain Delay	—	1,116	—	ps
TEN_CHAIN_DELAY	1	10	Intrinsic I/O delay + Minimum + 10 × Chain Delay	—	1,214	—	ps
ELEVEN_CHAIN_DELAY	1	11	Intrinsic I/O delay + Minimum + 11 × Chain Delay	—	1,302	—	ps
TWELVE_CHAIN_DELAY	1	12	Intrinsic I/O delay + Minimum + 12 × Chain Delay	—	1,404	—	ps
THIRTEEN_CHAIN_DELAY	1	13	Intrinsic I/O delay + Minimum + 13 × Chain Delay	—	1,487	—	ps
FOURTEEN_CHAIN_DELAY	1	14	Intrinsic I/O delay + Minimum + 14 × Chain Delay	—	1,591	—	ps
FIFTEEN_CHAIN_DELAY	1	15	Intrinsic I/O delay + Minimum + 15 × Chain Delay	—	1,682	—	ps
—	1	[16:30]	INVALID	—	—	—	—
—	2	—	INVALID	—	—	—	—

*continued...*



Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
—	3	[0:15]	INVALID	—	—	—	—
SIXTEEN_CHAIN_DELAY	3	16	Intrinsic I/O delay + Minimum + 16 × Chain Delay	—	1,874	—	ps
SEVENTEEN_CHAIN_DELAY	3	17	Intrinsic I/O delay + Minimum + 17 × Chain Delay	—	1,964	—	ps
EIGHTEEN_CHAIN_DELAY	3	18	Intrinsic I/O delay + Minimum + 18 × Chain Delay	—	2,050	—	ps
NINETEEN_CHAIN_DELAY	3	19	Intrinsic I/O delay + Minimum + 19 × Chain Delay	—	2,140	—	ps
TWENTY_CHAIN_DELAY	3	20	Intrinsic I/O delay + Minimum + 20 × Chain Delay	—	2,247	—	ps
TWENTYONE_CHAIN_DELAY	3	21	Intrinsic I/O delay + Minimum + 21 × Chain Delay	—	2,330	—	ps
TWENTYTWO_CHAIN_DELAY	3	22	Intrinsic I/O delay + Minimum + 22 × Chain Delay	—	2,435	—	ps
TWENTYTHREE_CHAIN_DELAY	3	23	Intrinsic I/O delay + Minimum + 23 × Chain Delay	—	2,534	—	ps
TWENTYFOUR_CHAIN_DELAY	3	24	Intrinsic I/O delay + Minimum + 24 × Chain Delay	—	2,586	—	ps
TWENTYFIVE_CHAIN_DELAY	3	25	Intrinsic I/O delay + Minimum + 25 × Chain Delay	—	2,726	—	ps
TWENTYSIX_CHAIN_DELAY	3	26	Intrinsic I/O delay + Minimum + 26 × Chain Delay	—	2,801	—	ps

*continued...*



Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
TWENTYSEVEN_CH AIN_DELAY	3	27	Intrinsic I/O delay + Minimum + 27 × Chain Delay	—	2,921	—	ps
TWENTYEIGHT_CH AIN_DELAY	3	28	Intrinsic I/O delay + Minimum + 28 × Chain Delay	—	3,013	—	ps
TWENTYNINE_CHA IN_DELAY	3	29	Intrinsic I/O delay + Minimum + 29 × Chain Delay	—	3,071	—	ps
THIRTY_CHAIN_DE LAY	3	30	Intrinsic I/O delay + Minimum + 30 × Chain Delay	—	3,170	—	ps

You can program the number of delay steps by adjusting the I/O Delay register (io0\_delay through io47\_delay for I/Os 0 through 47).

## Configuration Specifications

### General Configuration Timing Specifications

**Table 94. General Configuration Timing Specifications for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Symbol	Description	Requirement		Unit
		Min	Max	
t <sub>CF12ST1</sub>	nCONFIG high to nSTATUS high	—	20	ms
t <sub>CF02ST0</sub>	nCONFIG low to nSTATUS low	—	400	ms
t <sub>ST0</sub>	nSTATUS low pulse during configuration error	0.5	10	ms
t <sub>CD2UM</sub> <sup>(113)</sup>	CONF_DONE high to user mode	—	5	ms

<sup>(113)</sup> This specification is the initialization time that indicates the time from CONF\_DONE signal goes high to INIT\_DONE signal goes high.



## POR Specifications

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the `nSTATUS` is released high and your device is ready to begin configuration.

**Table 95. POR Delay Specification for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

POR Delay	Minimum	Maximum	Unit
AS (Normal mode), AVST ×8, AVST ×16, AVST ×32	11.5	20.2	ms
AS (Fast mode)	1.5	7.6	ms

## External Configuration Clock Source Requirements

**Table 96. External Configuration Clock Source (OSC\_CLK\_1) Clock Input Requirements**

For specification status, see the *Data Sheet Status* table

Description	External Clock Source	Min	Typ	Max	Unit
Clock input frequency <sup>(114)</sup>	Powered by $V_{CCIO\_SDM}$	25/100/125			MHz
Clock input peak-to-peak period jitter tolerance		—	—	2	%
Clock input duty cycle		45	50	55	%

<sup>(114)</sup> The acceptable clock frequencies are 25 MHz, 100 MHz, and 125 MHz only. You must match the external configuration clock frequency on the `OSC_CLK_1` pin to the configuration clock source assignment in the Intel Quartus Prime software. Other frequencies in the range are not supported.



## JTAG Configuration Timing

**Table 97. JTAG Timing Parameters and Values for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table


Symbol	Description	Requirement		Unit
		Minimum	Maximum	
$t_{JCP}$	TCK clock period	30	—	ns
$t_{JCH}$	TCK clock high time	14	—	ns
$t_{JCL}$	TCK clock low time	14	—	ns
$t_{JPSU} (TDI)^{(115)}$	TDI JTAG port setup time	2	—	ns
$t_{JPSU} (TMS)^{(115)}$	TMS JTAG port setup time	3	—	ns
$t_{JPH}^{(115)}$	JTAG port hold time	5	—	ns
$t_{JPCO}$	JTAG port clock to output	—	7 <sup>(116)</sup>	ns
$t_{JPZX}$	JTAG port high impedance to valid output	—	14	ns
$t_{JPXZ}$	JTAG port valid output to high impedance	—	14	ns

<sup>(115)</sup> For boundary-scan testing, the TMS and TDI JTAG ports minimum setup time and hold time are 7 ns.

<sup>(116)</sup> Capacitance loading at 10 pF.



Figure 25. JTAG Timing Diagram



## AS Configuration Timing

Table 98. AS Timing Parameters for Intel Agilex Devices

Intel recommends performing trace length matching for nCS0 and AS\_DATA pins to AS\_CLK to minimize the skew. The maximum tolerance for skew between nCS0 and AS\_CLK is recommended to be less than 200 ps. The tolerance for skew between AS\_CLK to AS\_DATA must be within 0 ps – 400 ps.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Minimum	Typical	Maximum	Unit
$T_{clk}^{(117)}$	AS_CLK clock period	—	7.52	—	ns
$T_{duty\ cycle}$	AS_CLK duty cycle	45	50	55	%
$T_{dc\ sfrs}$	AS_nCS0[3:0] asserted to first AS_CLK edge	4.21 <sup>(118)</sup>	—	7.50 <sup>(118)</sup>	ns

*continued...*

<sup>(117)</sup> AS\_CLK  $f_{MAX}$  has dependency on the maximum board loading. For AS single device configuration or AS using multiple serial flash devices configuration, use the equations in  $T_{do}$  and  $T_{ext\_delay}$  notes to ensure your board has sufficient timing margin to meet flash setup/hold time specifications and Intel Agilex AS timing specifications in the *Intel Agilex Device Datasheet*. For AS using multiple serial flash devices, refer to the *Intel Agilex Configuration User Guide* for the recommended AS\_CLK frequency and maximum board loading.

<sup>(118)</sup> AS operating at maximum clock frequency = 133 MHz. The delay is larger when operating at AS clock frequency lower than 133 MHz.



Symbol	Description	Minimum	Typical	Maximum	Unit
T <sub>dcslst</sub>	Last AS_CLK edge to AS_nCSO[3:0] deasserted	5.18 <sup>(118)</sup>	—	8 <sup>(118)</sup>	ns
T <sub>do</sub> <sup>(119)</sup>	AS_DATA0 output delay	0	—	1.5	ns
T <sub>ext_delay</sub> <sup>(120)</sup> <sup>(121)</sup>	Total external propagation delay on AS signals	0	—	15	ns
T <sub>dcsb2b</sub>	Minimum delay of slave select deassertion between two back-to-back transfers	100	—	—	ns

(119) Load capacitance for DCLK = 12 pF and AS\_DATA = 27 pF. Intel recommends obtaining the T<sub>do</sub> for a given link (including receiver, transmission lines, connectors, termination resistors, and other components) through IBIS or HSPIC simulation. To analyze flash setup time,

- $T_{su} = T_{clk}/2 - T_{do(max)} + T_{bd\_clk} - T_{bd\_data(max)}$
- $T_{ho} = T_{clk}/2 + T_{do(min)} - T_{bd\_clk} + T_{bd\_data(min)}$

(120)  $T_{ext\_delay} = T_{bd\_clk} + T_{co} + T_{bd\_data} + T_{add}$

- T<sub>bd\_clk</sub>: Propagation delay for AS\_CLK between FPGA and flash device.
- T<sub>co</sub>: Output hold time and clock low to output valid of flash device. This delay must be used to ensure T<sub>ext\_delay</sub> is within the minimum and maximum specification values.
- T<sub>bd\_data</sub>: Propagation delay for AS\_DATA bus between FPGA and flash device.
- T<sub>add</sub>: Propagation delay for active/passive components on AS\_DATA interfaces.

(121) T<sub>ext\_delay</sub> specification is based on AS\_CLK = 133 MHz. The value can be larger at lower AS\_CLK frequency. For more details, refer to the *Intel Agilex Configuration User Guide*.





Figure 26. AS Configuration Serial Output Timing Diagram





Figure 27. AS Configuration Serial Input Timing Diagram



**Related Information**

[Intel Agilex Configuration User Guide](#)  
Provides more information about AS\_CLK.

**Avalon Streaming (Avalon-ST) Configuration Timing**

Table 99. Avalon-ST Timing Parameters for x8, x16, and x32 Configurations in Intel Agilex Devices


For specification status, see the *Data Sheet Status* table

Symbol	Description	Minimum	Unit
t <sub>ACLKH</sub>	AVST_CLK high time	3.6	ns
t <sub>ACLKL</sub>	AVST_CLK low time	3.6	ns

*continued...*

Symbol	Description	Minimum	Unit
$t_{ACLKP}$	AVST_CLK period	8	ns
$t_{ADSU}^{(122)}$	AVST_DATA setup time before rising edge of AVST_CLK	2.1	ns
$t_{ADH}^{(122)}$	AVST_DATA hold time after rising edge of AVST_CLK	0	ns
$t_{AVSU}$	AVST_VALID setup time before rising edge of AVST_CLK	2.1	ns
$t_{AVDH}$	AVST_VALID hold time after rising edge of AVST_CLK	0	ns

Figure 28. Avalon-ST Configuration Timing Diagram



(122) Data sampled by the FPGA (sink) at the next rising clock edge.



## Configuration Bit Stream Sizes

**Table 100. Configuration Bit Stream Sizes for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table

Variant	Compressed Configuration Bit Stream Size (Mbits)
AGF004, AGF006	178.4
AGF008	238
AGF012, AGF014	446.3
AGF022, AGF027, AGI022, AGI027	833.4

## I/O Timing


I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

### Related Information

[AN 775: I/O Timing Information Generation Guidelines](#)

Provides the techniques to generate I/O timing information using the Intel Quartus Prime software.



## Programmable IOE Delay

**Table 101. Programmable IOE Delay for Intel Agilex Devices**

For specification status, see the *Data Sheet Status* table




Parameter	Maximum Offset	Minimum offset	Fast Model	Slow model		Unit
			Extended	-E2	-E3	
Input Delay Chain (INPUT_DELAY_CHAIN)	63	0	1.748	2.659	3.030	ns
Output Delay Chain (OUTPUT_DELAY_CHAIN)	15	0	0.410	0.626	0.712	ns

## Glossary


**Table 102. Glossary**



Term	Definition
Differential I/O Standards	<p>Receiver Input Waveforms</p> <p><b>Single-Ended Waveform</b></p> <p>Positive Channel (p) = <math>V_{IH}</math></p> <p>Negative Channel (n) = <math>V_{IL}</math></p> <p>Ground</p> <p><b>Differential Waveform</b></p> <p>p - n = 0V</p> <p>Transmitter Output Waveforms</p> <p style="text-align: right;"><i>continued...</i></p>



Term	Definition
	<p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{OH}</math>                      Negative Channel (n) = <math>V_{OL}</math>                      Ground</p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0V</math></p>
$f_{HCLK}$	I/O PLL input clock frequency.
$f_{HSDR}$	LVDS SERDES block—maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/TUI$ ), non-DPA.
$f_{HSDRDPA}$	LVDS SERDES block—maximum/minimum LVDS data transfer rate ( $f_{HSDRDPA} = 1/TUI$ ), DPA.
J (SERDES factor)	LVDS SERDES block—deserialization factor (width of parallel data bus).
JTAG Timing Specifications	<p>JTAG Timing Specifications:</p>  <p>TMS</p> <p>TDI</p> <p>TCK</p> <p>TDO</p> <p><math>t_{JCP}</math>, <math>t_{JCH}</math>, <math>t_{JCL}</math>, <math>t_{JPSU}</math>, <math>t_{JPH}</math>, <math>t_{JPCO}</math>, <math>t_{JPXZ}</math></p>

continued...



Term	Definition
R <sub>L</sub>	Receiver differential input discrete resistor (external to the Intel Agilex device).
Sampling window (SW)	<p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown:</p> 
Single-ended voltage referenced I/O standard	<p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.</p> <p>Single-Ended Voltage Referenced I/O Standard</p> 
t <sub>c</sub>	High-speed receiver/transmitter input and output clock period.
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t <sub>CO</sub> variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).
t <sub>DUTY</sub>	LVDS SERDES block—duty cycle on high-speed transmitter output clock.
t <sub>FALL</sub>	Signal high-to-low transition time (80–20%).
t <sub>INCCJ</sub>	Cycle-to-cycle jitter tolerance on the PLL clock input.
t <sub>OUTPJ_IO</sub>	Period jitter on the GPIO driven by a PLL.

*continued...*



Term	Definition
t <sub>OUTPJ_DC</sub>	Period jitter on the dedicated clock output driven by a PLL.
t <sub>RISE</sub>	Signal low-to-high transition time (20–80%).
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = t <sub>c</sub> /w).
V <sub>CM(DC)</sub>	DC Common mode input voltage.
V <sub>ICM</sub>	Input Common mode voltage—the common mode of the differential signal at the receiver.
V <sub>ICM(DC)</sub>	V <sub>CM(DC)</sub> DC Common mode input voltage.
V <sub>ID</sub>	Input differential voltage swing—the difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V <sub>DIF(AC)</sub>	AC differential input voltage—minimum AC input differential voltage required for switching.
V <sub>DIF(DC)</sub>	DC differential input voltage—minimum DC input differential voltage required for switching.
V <sub>IH</sub>	Voltage input high—the minimum positive voltage applied to the input which is accepted by the device as a logic high.
V <sub>IH(AC)</sub>	High-level AC input voltage.
V <sub>IH(DC)</sub>	High-level DC input voltage.
V <sub>IL</sub>	Voltage input low—the maximum positive voltage applied to the input which is accepted by the device as a logic low.
V <sub>IL(AC)</sub>	Low-level AC input voltage.
V <sub>IL(DC)</sub>	Low-level DC input voltage.
V <sub>OCM</sub>	Output Common mode voltage—the common mode of the differential signal at the transmitter.
V <sub>OD</sub>	Output differential voltage swing—the difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.
V <sub>SWING</sub>	Differential input voltage.
V <sub>OX</sub>	Output differential cross point voltage.
V <sub>IX(AC)</sub>	V <sub>IX</sub> Input differential cross point voltage.
W	LVDS SERDES block—Clock Boost Factor.



## Document Revision History for the Intel Agilex Device Data Sheet

Document Version	Changes
2021.01.07	<ul style="list-style-type: none"> <li>• Updated the <i>Data Sheet Status for Intel Agilex Devices</i> tables.</li> <li>• Updated table title from <i>Intel Agilex Device Grades and Speed Grades Supported</i> to <i>Intel Agilex Device Grades, Core Speed Grades, and Power Options Supported</i>.</li> <li>• Added <math>V_{CCIO3V\_GXB}</math>, <math>V_I</math> (for <math>V_{CCIO3V\_GXB}</math>), <math>V_{CC\_HSSI\_GXB}</math>, <math>V_{CCH\_GXB}</math>, <math>V_{CCT\_GXB}</math>, and <math>V_{CCR\_GXB}</math> specifications in the <i>Absolute Maximum Rating for Intel Agilex Devices</i> table.</li> <li>• Updated the description in the <i>Maximum Allowed Overshoot and Undershoot Voltage</i> section.</li> <li>• Updated the figure title to <i>Intel Agilex Devices Overshoot Duration Example (for 1.2 V GPIO Bank at <math>V_{CCIO\_PIO} = 1.26</math> V)</i>.</li> <li>• Updated the <i>Recommended Operating Conditions for Intel Agilex Devices</i> table. <ul style="list-style-type: none"> <li>— Updated <math>V_{CC}</math> and <math>V_{CCP}</math> specifications.</li> <li>— Updated description for <math>V_{CCH}</math>.</li> <li>— Added <math>V_{CCH}</math> and <math>V_{CCH\_SDM}</math> specifications for H-tile and P-tile devices.</li> <li>— Updated note to <math>V_{CCBAT}</math>.</li> <li>— Added <math>V_{CCIO3V\_GXB}</math> and <math>V_I</math> (for <math>V_{CCIO3V\_GXB}</math>) specifications.</li> <li>— Updated the minimum specification for <math>t_{RAMP}</math>.</li> </ul> </li> <li>• Added the <i>H-Tile Transceiver Power Supply Operating Conditions for Intel Agilex Devices</i> table.</li> <li>• Updated <math>V_{CCL\_HPS}</math> and <math>V_{CCPLLDIG\_HPS}</math> specifications in the <i>HPS Power Supply Operating Conditions for Intel Agilex Devices</i> table.</li> <li>• Updated the specifications in the <i>I/O Pin Leakage Current for Intel Agilex Devices (For GPIO Bank)</i> table.</li> <li>• Updated the specifications in the <i>Bus Hold Parameters for Intel Agilex Devices (For GPIO Bank)</i> table.</li> <li>• Added specifications for <math>100\text{-}\Omega</math> <math>R_D</math> for <math>V_{CCIO\_PIO} = 1.2</math> V in the <i>OCT Without Calibration Resistance Tolerance Specifications for Intel Agilex Devices (For GPIO Bank)</i> table.</li> <li>• Updated the specifications in the <i>Pin Capacitance for Intel Agilex Devices</i> table.</li> <li>• Updated the specifications in the <i>Internal Weak Pull-Up Resistor Values for Intel Agilex Devices (For GPIO Bank)</i> table.</li> <li>• Updated the <i>Single-Ended I/O Standards Specifications for Intel Agilex Devices (For GPIO Bank)</i> table. <ul style="list-style-type: none"> <li>— Removed note to 1.2 V LVCMOS in the <i>Single-Ended I/O Standards Specifications for Intel Agilex Devices (for GPIO Bank)</i> table.</li> <li>— Added <math>V_{OL}</math> and <math>V_{OH}</math> specifications.</li> </ul> </li> </ul>

continued...





Document Version	Changes
	<ul style="list-style-type: none"> <li>• Added the following tables for HPS, SDM, and 3 V I/O banks: <ul style="list-style-type: none"> <li>– <i>Maximum Allowed Overshoot During Transitions for Intel Agilex Devices (for 3 V I/O Bank)</i></li> <li>– <i>I/O Pin Leakage Current for Intel Agilex Devices (for HPS and SDM I/O Bank)</i></li> <li>– <i>I/O Pin Leakage Current for Intel Agilex Devices (for 3 V I/O Bank)</i></li> <li>– <i>Bus Hold Parameters for Intel Agilex Devices (for 3 V I/O Bank)</i></li> <li>– <i>OCT Without Calibration Resistance Tolerance Specifications for Intel Agilex Devices (for 3 V I/O Bank)</i></li> <li>– <i>Pin Capacitance for Intel Agilex Devices (for 3 V I/O Bank)</i></li> <li>– <i>Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Intel Agilex Devices (for HPS and SDM I/O Banks)</i></li> <li>– <i>Internal Weak Pull-Up Resistor Values for Intel Agilex Devices (for 3 V I/O Bank)</i></li> <li>– <i>Hysteresis Specifications for Schmitt Trigger Input for Intel Agilex Devices (for HPS I/O Bank)</i></li> <li>– <i>Single-Ended I/O Standards Specifications for Intel Agilex Devices (for HPS and SDM I/O Banks)</i></li> <li>– <i>Single-Ended I/O Standards Specifications for Intel Agilex Devices (for 3 V I/O Bank)</i></li> </ul> </li> <li>• Updated specification for –1 speed grade in the <i>Clock Tree Performance for Intel Agilex Devices</i> table.</li> <li>• Updated the <i>I/O PLL Specifications for Intel Agilex Devices</i> table. <ul style="list-style-type: none"> <li>– Updated <math>f_{IN}</math>, <math>f_{VCO}</math>, and <math>f_{OUT}</math> specifications for –4F speed grade.</li> <li>– Updated <math>f_{OUT\_EXT}</math> specifications for –2, –3, and –4 speed grades.</li> <li>– Added <math>t_{INCCJ}</math> specifications.</li> <li>– Added note to <math>t_{OUTPJ\_DC}</math>, <math>t_{OUTCCJ\_DC}</math>, <math>t_{OUTPJ\_IO}</math>, and <math>t_{OUTCCJ\_IO}</math>.</li> <li>– Updated condition for <math>t_{OUTPJ\_DC}</math>, <math>t_{OUTCCJ\_DC}</math>, <math>t_{OUTPJ\_IO}</math>, <math>t_{OUTCCJ\_IO}</math>, and <math>t_{CASC\_OUTPJ\_DC}</math>.</li> </ul> </li> <li>• Updated the description in the <i>Remote Temperature Diode Specifications</i> section.</li> <li>• Updated <math>I_{bias}</math>, <math>V_{bias}</math>, and diode ideality factor specifications in the <i>Remote Temperature Diode Specifications for Intel Agilex Devices (E-Tile TSD)</i> table.</li> <li>• Added the <i>Remote Temperature Diode Specifications for Intel Agilex Devices (H-Tile TSD)</i> table.</li> <li>• Updated the <i>Voltage Sensor Specifications for Intel Agilex Devices</i> table. <ul style="list-style-type: none"> <li>– Updated voltage sensor accuracy <math>V_{in}</math> range and specifications.</li> <li>– Updated Unipolar Input Mode specifications.</li> </ul> </li> <li>• Updated tx Jitter for data rate 600 Mbps – 1.6 Gbps in the <i>LVDS SERDES Specifications for Intel Agilex Devices</i> table.</li> <li>• Updated the jitter amplitude in the <i>LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications for a Data Rate Equal to 1.6 Gbps</i> diagram.</li> <li>• Updated the sinusoidal jitter for F3 and F4 in the <i>LVDS SERDES Soft-CDR Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.6 Gbps</i> table.</li> <li>• Removed RLD RAM 3 specifications from the <i>Memory Standards Supported by the Soft Memory Controller for Intel Agilex Devices</i> table.</li> <li>• Updated the <i>E-Tile Receiver Specifications</i> table. <ul style="list-style-type: none"> <li>– Updated absolute <math>V_{MAX}</math> for a receiver pin specifications.</li> <li>– Changed from <math>V_{ICM}</math> (AC coupled) to <math>V_{CM}</math> (Internal AC coupled) and updated the specifications.</li> </ul> </li> <li>• Updated the <i>P-Tile PLLA Performance</i> table. <ul style="list-style-type: none"> <li>– Added PLL bandwidth (BWTX-PKG_PLL1) and PLL peaking (PKGTX-PLL1) specifications for PCIe 5.0 GT/s.</li> <li>– Updated PLL peaking (PKGTX-PLL2) specifications.</li> <li>– Added note on PLL bandwidth and PLL peaking.</li> </ul> </li> </ul>

continued...



Document Version	Changes
	<ul style="list-style-type: none"> <li>• Updated the <i>P-Tile PLLB Performance</i> table.               <ul style="list-style-type: none"> <li>— Added PLL bandwidth (BWTX-PKG_PLL2) and PLL peaking (PKGTX-PLL2) specifications.</li> <li>— Added note on PLL bandwidth and PLL peaking.</li> </ul> </li> <li>• Updated the <i>P-Tile Reference Clock Specifications</i> table.               <ul style="list-style-type: none"> <li>— Updated notes to Input reference clock frequency and TCCJITTER.</li> <li>— Added conditions for Rising edge rate, Falling edge rate, Duty cycle, <math>V_{ICM}</math>, TCCJITTER, and TSSC-MAX-PERIOD-SLEW parameters.</li> <li>— Updated spread-spectrum downspread, absolute <math>V_{MAX}</math>, and absolute <math>V_{MIN}</math> specifications.</li> </ul> </li> <li>• Added condition for differential on-chip termination resistors parameter in the <i>P-Tile Transmitter Specifications</i> table.</li> <li>• Updated the <i>P-Tile Receiver Specifications</i> table.               <ul style="list-style-type: none"> <li>— Updated <math>V_{ID}</math> (diff p-p) specifications for PCIe 16.0 GT/s.</li> <li>— Removed <math>V_{ICM}</math> (AC coupled) specifications.</li> <li>— Added RREF specifications.</li> </ul> </li> <li>• Added <i>H-Tile Transceiver Performance Specifications</i> section.</li> <li>• Updated fixed <math>V_{CCL\_HPS}</math> and MPU frequency for -1 speed grade in the <i>Maximum HPS Clock Frequencies for Intel Agilex Devices</i> table.</li> <li>• Updated the internal oscillator frequency in the <i>HPS Internal Oscillator Frequency for Intel Agilex Devices</i> table.</li> <li>• Added the <i>HPS JTAG Timing Diagram</i>.</li> <li>• Updated the <i>HPS Programmable I/O Delay (Output Path) for Intel Agilex Device</i> and <i>HPS Programmable I/O Delay (Input Path) for Intel Agilex Device</i> tables.</li> <li>• Removed note to <math>t_{CF12ST1}</math> in the <i>General Configuration Timing Specifications for Intel Agilex Devices</i> table.</li> <li>• Updated the <i>POR Delay Specification for Intel Agilex Devices</i> table.</li> <li>• Updated the description for clock input peak-to-peak period jitter tolerance parameter in the <i>External Configuration Clock Source (OSC_CLK_1) Clock Input Requirements</i> table.</li> <li>• Added notes to <math>t_{JPSU}</math> (TDI), <math>t_{JPSU}</math> (TMS), <math>t_{JPH}</math>, and <math>t_{JPCO}</math> in the <i>JTAG Timing Parameters and Values for Intel Agilex Devices</i> table.</li> <li>• Updated the <i>AS Timing Parameters for Intel Agilex Devices</i> table.               <ul style="list-style-type: none"> <li>— Updated the note to <math>T_{do}</math>.</li> <li>— Updated <math>T_{dcsb2b}</math> specification.</li> </ul> </li> <li>• Updated the <i>AS Configuration Serial Input Timing Diagram</i> to include <math>T_{dcsb2b}</math>.</li> <li>• Removed Maximum Configuration Time Estimation specifications.</li> </ul>
2020.06.30	<ul style="list-style-type: none"> <li>• Updated the <i>Recommended Operating Conditions for Intel Agilex Devices</i> table.               <ul style="list-style-type: none"> <li>— Added note to <math>V_{CCIO\_PIO\_SDM}</math>.</li> <li>— Removed the note on HPS_PORSEL from <math>t_{RAMP}</math>. HPS_PORSEL pin is not available for Intel Agilex devices.</li> </ul> </li> <li>• Added note to <math>T_{ext\_delay}</math> in the <i>AS Timing Parameters for Intel Agilex Devices</i> table.</li> <li>• Removed SD/MMC configuration mode specifications in the following tables:               <ul style="list-style-type: none"> <li>— <i>POR Delay Specification for Intel Agilex Devices</i></li> <li>— <i>Maximum Configuration Time Estimation for Intel Agilex Devices</i></li> </ul> </li> </ul>
2020.05.14	Updated $V_{CCFUSEWR\_SDM}$ specifications in the <i>Recommended Operating Conditions for Intel Agilex Devices</i> table.

**continued...**



Document Version	Changes
2020.03.18	<ul style="list-style-type: none"> <li>• Added the <i>Absolute Maximum Rating for Intel Agilex Devices</i> table.</li> <li>• Added <i>Maximum Allowed Overshoot and Undershoot Voltage</i> section.</li> <li>• Updated the <i>Recommended Operating Conditions for Intel Agilex Devices</i> table. <ul style="list-style-type: none"> <li>– Updated the typical values for <math>V_{CC}</math> and <math>V_{CCP}</math>.</li> <li>– Added <math>V_{CCR\_CORE}</math> specifications.</li> <li>– Updated description for <math>V_{CCPT}</math> and <math>V_{CCIO\_PIO\_SDM}</math>.</li> <li>– Updated <math>V_{CCFUSEWR\_SDM}</math> and <math>V_I</math> specifications.</li> <li>– Updated <math>V_{CCA\_PLL}</math> specifications and description.</li> <li>– Added a note for <math>T_j</math> minimum specifications for Industrial.</li> <li>– Updated <math>t_{RAMP}</math> minimum specification.</li> </ul> </li> <li>• Updated the <i>E-Tile Transceiver Power Supply Operating Conditions</i> table. <ul style="list-style-type: none"> <li>– Updated <math>V_{CCCLK\_GXE}</math> for maximum DC level.</li> <li>– Updated <math>V_{CCCLK\_GXE}</math> for recommended AC transient level.</li> <li>– Updated wording for all recommended DC values from % of DC level to % of <math>V_{nominal}</math>.</li> </ul> </li> <li>• Updated wording for all recommended DC values from % of DC level to % of <math>V_{nominal}</math> in the <i>P-Tile Transceiver Power Supply Operating Conditions</i>.</li> <li>• Updated the <i>E-Tile Transmitter and Receiver Data Rate Performance Specifications</i> table with the transceiver speed grades for the NRZ and PAM4 supported data rates.</li> <li>• Updated the transmitter differential output voltage peak-to-peak typical value in the <i>E-Tile Transmitter Specifications</i> table.</li> <li>• Updated the <i>E-tile Receiver Specifications</i> table: <ul style="list-style-type: none"> <li>– Added the absolute <math>V_{max}</math> for a receiver pin specification</li> <li>– Added the maximum peak-to-peak differential input voltage <math>V_{ID}</math> (diff p-p) before/after device configuration specification</li> <li>– Added <math>V_{ICM}</math> (AC coupled) specification</li> <li>– Removed the electrical idle detection voltage specification</li> </ul> </li> <li>• Updated <i>P-Tile Transceiver Performance</i>: <ul style="list-style-type: none"> <li>– Added supported data rate for Gen1, Gen 2, Gen 3, and Gen 4 in the <i>P-Tile Transmitter and Receiver Data Rate Performance</i> table.</li> <li>– Removed the maximum VCO frequency value and replaced it with a typical value in the <i>P-Tile PLLA Performance</i> table.</li> <li>– Removed the maximum VCO frequency value and replaced it with a typical value in the <i>P-Tile PLLB Performance</i> table.</li> </ul> </li> <li>• Updated <i>P-Tile Transmitter Specifications</i>: <ul style="list-style-type: none"> <li>– Added PCIe condition for Supported I/O Standards.</li> <li>– Removed <math>V_{OCM}</math> (AC Coupled).</li> </ul> </li> <li>• Updated <i>P-Tile Receiver Specifications</i>: <ul style="list-style-type: none"> <li>– Added PCIe condition for Supported I/O Standards.</li> <li>– Added PCIe 8.0 GT/s and 16.0 GT/s specifications for the peak-to-peak differential input voltage <math>V_{ID}</math> (diff p-p) and added corresponding notes.</li> <li>– Updated RESREF specification. Added a note to the RESREF specification.</li> </ul> </li> <li>• Updated <math>V_{CCL\_HPS}</math> and <math>V_{CCPLLDIG\_HPS}</math> specifications for SmartVID in the <i>HPS Power Supply Operating Conditions for Intel Agilex Devices</i> table.</li> <li>• Changed <i>Early Power Estimator (EPE)</i> to <i>Intel FPGA Power and Thermal Calculator</i>.</li> </ul>

continued...



Document Version	Changes
	<ul style="list-style-type: none"> <li>• Added a note to 1.2 V LVCMOS in the <i>Single-Ended I/O Standards Specifications for Intel Agilex Devices</i> table.</li> <li>• Added a note in the <i>Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications for Intel Agilex Devices</i> table.</li> <li>• Updated the <i>Differential I/O Standards Specifications for Intel Agilex Devices</i> table.               <ul style="list-style-type: none"> <li>— Updated I/O standard name from "1.5 V True Differential Signaling" to "True Differential Signaling (Transmitter &amp; Receiver)".</li> <li>— Added specifications for True Differential Signaling (Receiver only).</li> <li>— Updated note to True Differential Signaling.</li> </ul> </li> <li>• Updated the <i>I/O PLL Specifications for Intel Agilex Devices</i> table.               <ul style="list-style-type: none"> <li>— Added notes for <math>t_{FCOMP}</math>, <math>t_{OUTPJ\_DC}</math>, and <math>t_{OUTCCJ\_DC}</math>.</li> <li>— Removed <math>t_{INCCJ}</math> specifications.</li> <li>— Added <math>t_{REFPJ}</math> and <math>t_{REFPN}</math> specifications.</li> <li>— Updated <math>t_{OUTPJ\_DC}</math>, <math>t_{OUTCCJ\_DC}</math>, <math>t_{OUTPJ\_IO}</math>, <math>t_{OUTCCJ\_IO}</math>, and <math>t_{CASC\_OUTPJ\_DC}</math> specifications.</li> </ul> </li> <li>• Added a note for fixed-point <math>27 \times 27</math> multiplication mode in the <i>DSP Block Performance Specifications for Intel Agilex Devices</i> table.</li> <li>• Updated the <i>Memory Block Performance Specifications for Intel Agilex Devices</i> table.               <ul style="list-style-type: none"> <li>— Updated the specifications for MLAB memory.</li> <li>— Updated the specifications for M20K block and added low power (LP) specifications.</li> </ul> </li> <li>• Updated the specifications in the <i>Remote Temperature Diode Specifications for Intel Agilex Devices (Core Fabric TSD)</i> table.</li> <li>• Added the <i>Remote Temperature Diode Specifications for Intel Agilex Devices (P-Tile TSD)</i> table.</li> <li>• Updated the <i>LVDS SERDES Specifications for Intel Agilex Devices</i> table.               <ul style="list-style-type: none"> <li>— Updated the tx Jitter - True Differential I/O Standards specifications for -4 speed grade.</li> <li>— Removed global, regional, or local in clock routing resource.</li> </ul> </li> <li>• Updated the <i>DPA Lock Time Specifications for Intel Agilex Devices</i> table.               <ul style="list-style-type: none"> <li>— Updated the description of the table.</li> <li>— Updated the maximum data transition from 960 to 768.</li> </ul> </li> <li>• Updated the jitter requirements in the <i>Memory Output Clock Jitter Specifications</i> section.</li> <li>• Updated the specifications in the <i>Maximum HPS Clock Frequencies for Intel Agilex Devices</i> table.</li> <li>• Updated the <i>HPS Programmable I/O Delay (Output Path) for Intel Agilex Device</i> and <i>HPS Programmable I/O Delay (Input Path) for Intel Agilex Device</i> tables.</li> <li>• Updated the following diagrams:               <ul style="list-style-type: none"> <li>— <i>USB ULPI Timing Diagram</i></li> <li>— <i>RGMIITX Timing Diagram</i></li> <li>— <i>RMII TX Timing Diagram</i></li> <li>— <i>RMII RX Timing Diagram</i></li> </ul> </li> <li>• Updated <math>t_{ST0}</math> and <math>t_{CD2UM}</math> specifications in the <i>General Configuration Timing Specifications for Intel Agilex Devices</i> table.</li> </ul>

**continued...**



Document Version	Changes
	<ul style="list-style-type: none"> <li>• Added notes to <math>T_{clk}</math> and <math>T_{do}</math> specifications in the <i>AS Timing Parameters for Intel Agilex Devices</i> table.</li> <li>• Updated <math>t_{ADSU}</math> and <math>t_{AVSU}</math> specifications in the <i>Avalon-ST Timing Parameters for x8, x16, and x32 Configurations in Intel Agilex Devices</i> table.</li> <li>• Added the following tables: <ul style="list-style-type: none"> <li>– <i>Configuration Bit Stream Sizes for Intel Agilex Devices</i></li> <li>– <i>Maximum Configuration Time Estimation for Intel Agilex Devices</i></li> <li>– <i>Programmable IOE Delay for Intel Agilex Devices</i></li> </ul> </li> </ul>
2019.12.18	<p>Updated the <i>I/O PLL Specifications for Intel Agilex Devices</i> table.</p> <ul style="list-style-type: none"> <li>• Removed <code>scanclk</code> from <code>f<sub>DYCONFIGCLK</sub></code> parameter.</li> <li>• Corrected the maximum specification for <code>f<sub>DYCONFIGCLK</sub></code> from 200 MHz to 100 MHz.</li> </ul>
2019.04.02	Initial release.