



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

Bank Number	VREF Group (Note 5)	Pin Name/Function	Optional Function(s)/ DQ group for DQS x4 Mode	Configuration Function	F672	F484	x8/x9 Mode (Note 2)	x16/x18 Mode (Note 2)	x5 Mode (Note 3)				x4 Mode (Note 4)			
									DQ group for DQS mode	DQ group for DQS mode	DQ group for non-DQS mode (non-migratable) F672	DQ group for non-DQS mode (non-migratable) F484	DQ group for non-DQS mode (migratable) F672	DQ group for non-DQS mode (migratable) F484	DQ group for non-DQS mode (non-migratable) F484	DQ group for non-DQS mode (migratable) F672
B2	VREFB2N0	IO	DIFFIO_RX28p		C26				DQ0L0		DQ1L0		DQ0L0			
B2	VREFB2N0	IO	DIFFIO_RX28n		C25				DQ0L1		DQ1L1		DQ0L1			
B2	VREFB2N0	IO	DIFFIO_TX28p		H20				DQ9L0		DQ14L0		DQ11L0		DQ18L0	
B2	VREFB2N0	IO	DIFFIO_TX28n		H19				DQ9L1		DQ14L1		DQ11L1		DQ18L1	
B2	VREFB2N0	IO	DIFFIO_RX27p		D25				DQS0L		DQS1L		DQS0L		DQ2L0	
B2	VREFB2N0	IO	DIFFIO_RX27n		D24				DQ0L2		DQ1L2		DQ0L2		DQ2L1	
B2	VREFB2N0	IO	DIFFIO_TX27p		G21				DQS9L		DQS14L		DQS11L		DQS18L	
B2	VREFB2N0	IO	DIFFIO_TX27n		G20				DQ9L2		DQ14L2		DQ11L2		DQ18L2	
B2	VREFB2N0	IO	DIFFIO_RX26p		E24				DQ0L3		DQ1L3		DQ0L3		DQS2L	
B2	VREFB2N0	IO	DIFFIO_RX26n		E23				DM0L		DM1L		DQ1L0		DQ2L2	
B2	VREFB2N0	IO	DIFFIO_TX26p		F22				DQ9L3		DQ14L3		DQ11L3		DQ18L3	
B2	VREFB2N0	IO	DIFFIO_TX26n		F21				DM9L		DM14L		DQ12L0		DQ19L0	
B2	VREFB2N0	IO	DIFFIO_RX25p		E26				DQ1L0		DQ2L0		DQ1L1		DQ2L3	
B2	VREFB2N0	IO	DIFFIO_RX25n		E25				DQ1L1		DQ2L1		DQS1L		DQ3L0	
B2	VREFB2N0	IO	DIFFIO_TX25p		H22				DQ10L0		DQ15L0		DQ12L1		DQ19L1	
B2	VREFB2N0	IO	DIFFIO_TX25n		H21				DQ10L1		DQ15L1		DQS12L		DQS19L	
B2	VREFB2N0	VREFB2N0	VREFB2N0		G22	F18										
B2	VREFB2N0	IO	DIFFIO_RX24p		F24				DQS1L		DQS2L		DQ1L2		DQ3L1	
B2	VREFB2N0	IO	DIFFIO_RX24n		F23				DQ1L2		DQ2L2		DQ1L3		DQS3L	
B2	VREFB2N0	IO	DIFFIO_TX24p		J22				DQS10L		DQS15L		DQ12L2		DQ19L2	
B2	VREFB2N0	IO	DIFFIO_TX24n		J21				DQ10L2		DQ15L2		DQ12L3		DQ19L3	
B2	VREFB2N0	IO	DIFFIO_RX23p		F26				DQ1L3		DQ2L3		DQ2L0		DQ3L2	
B2	VREFB2N0	IO	DIFFIO_RX23n		F25				DM1L		DM2L		DQ2L1		DQ3L3	
B2	VREFB2N0	IO	DIFFIO_TX23p		J20				DQ10L3		DQ15L3		DQ13L0			
B2	VREFB2N0	IO	DIFFIO_TX23n		J19				DM10L		DM15L		DQ13L1			
B2	VREFB2N0	IO	DIFFIO_RX22p		G24	C22			DQ2L0	DQ2L0	DQ3L0	DQ3L0	DQ2L0	DQ4L0	DQ4L0	
B2	VREFB2N0	IO	DIFFIO_RX22n		G23	C21			DQ2L1	DQ2L1	DQ3L1	DQ3L1	DQ2L2	DQ4L1	DQ4L1	
B2	VREFB2N0	IO	DIFFIO_TX22p		K22	E20			DQ11L0	DQ11L0			DQS13L			
B2	VREFB2N0	IO	DIFFIO_TX22n		K21	E19			DQ11L1	DQ11L1			DQ13L2			
B2	VREFB2N0	IO	DIFFIO_RX21p		H24	D22			DQS2L	DQS2L	DQS3L	DQS3L	DQ2L3	DQS4L	DQS4L	
B2	VREFB2N0	IO	DIFFIO_RX21n		H23	D21			DQ2L2	DQ2L2	DQ3L2	DQ3L2	DQ3L0	DQ3L0	DQ4L2	DQ4L2
B2	VREFB2N0	IO	DIFFIO_TX21p		K20	F20			DQS11L	DQS11L			DQ13L3			
B2	VREFB2N0	IO	DIFFIO_TX21n		K19	F19			DQ11L2	DQ11L2			DQ14L0	DQ14L0		
B2	VREFB2N1	IO	DIFFIO_RX20p		J24	E22			DQ2L3	DQ2L3	DQ3L3	DQ3L3	DQ3L1	DQ3L1	DQ4L3	DQ4L3
B2	VREFB2N1	IO	DIFFIO_RX20n		J23	E21			DM2L	DM2L	DM3L	DM3L	DQS3L	DQS3L	DQ5L0	DQ5L0
B2	VREFB2N1	IO	DIFFIO_TX20p		L23	G20			DQ11L3	DQ11L3	DQ16L0		DQ14L1	DQ14L1		
B2	VREFB2N1	IO	DIFFIO_TX20n		L22	G19			DM11L	DM11L	DQ16L1		DQS14L	DQS14L		
B2	VREFB2N1	IO	DIFFIO_RX19p		K24	F22			DQ3L0	DQ3L0	DQ4L0	DQ4L0	DQ3L2	DQ3L2	DQ5L1	DQ5L1
B2	VREFB2N1	IO	DIFFIO_RX19n		K23	F21			DQ3L1	DQ3L1	DQ4L1	DQ4L1	DQ3L3	DQ3L3	DQS5L	DQS5L
B2	VREFB2N1	IO	DIFFIO_TX19p		L21	G18			DQ12L0	DQ12L0	DQS16L		DQ14L2	DQ14L2		
B2	VREFB2N1	IO	DIFFIO_TX19n		L20	G17			DQ12L1	DQ12L1	DQ16L2		DQ14L3	DQ14L3		



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

B2	VREFB2N1	IO	DIFFIO_RX18p		G26	H20			DQS3L	DQS3L	DQS4L	DQS4L	DQ4L0	DQ4L0	DQ5L2	DQ5L2
B2	VREFB2N1	IO	DIFFIO_RX18n		G25	H19			DQ3L2	DQ3L2	DQ4L2	DQ4L2	DQ4L1	DQ4L1	DQ5L3	DQ5L3
B2	VREFB2N1	IO	DIFFIO_TX18p		L19	H18			DQS12L	DQS12L	DQ16L3		DQ15L0	DQ15L0		
B2	VREFB2N1	IO	DIFFIO_TX18n		L18	H17			DQ12L2	DQ12L2	DM16L		DQ15L1	DQ15L1		
B2	VREFB2N1	IO	DIFFIO_RX17p		H26	G22			DQ3L3	DQ3L3	DQ4L3	DQ4L3	DQS4L	DQS4L	DQ6L0	DQ6L0
B2	VREFB2N1	IO	DIFFIO_RX17n		H25	G21			DM3L	DM3L	DM4L	DM4L	DQ4L2	DQ4L2	DQ6L1	DQ6L1
B2	VREFB2N1	IO	DIFFIO_TX17p		M24	J17			DQ12L3	DQ12L3	DQ17L0	DQ17L0	DQS15L	DQS15L	DQ20L0	DQ20L0
B2	VREFB2N1	IO	DIFFIO_TX17n		M23	J16			DM12L	DM12L	DQ17L1	DQ17L1	DQ15L2	DQ15L2	DQ20L1	DQ20L1
B2	VREFB2N1	VREFB2N1	VREFB2N1		N23	L19										
B2	VREFB2N1	IO	DIFFIO_RX16p		J26	H22			DQ4L0	DQ4L0	DQ5L0	DQ5L0	DQ4L3	DQ4L3	DQS6L	DQS6L
B2	VREFB2N1	IO	DIFFIO_RX16n		J25	H21			DQ4L1	DQ4L1	DQ5L1	DQ5L1	DQ5L0	DQ5L0	DQ6L2	DQ6L2
B2	VREFB2N1	IO	DIFFIO_TX16p		M22	J19			DQ13L0	DQ13L0	DQS17L	DQS17L	DQ15L3	DQ15L3	DQS20L	DQS20L
B2	VREFB2N1	IO	DIFFIO_TX16n		M21	J18			DQ13L1	DQ13L1	DQ17L2	DQ17L2	DQ16L0	DQ16L0	DQ20L2	DQ20L2
B2	VREFB2N1	IO	DIFFIO_RX15p		L25	J21			DQS4L	DQS4L	DQS5L	DQS5L	DQ5L1	DQ5L1	DQ6L3	DQ6L3
B2	VREFB2N1	IO	DIFFIO_RX15n		L24	J20			DQ4L2	DQ4L2	DQ5L2	DQ5L2	DQS5L	DQS5L	DQ7L0	DQ7L0
B2	VREFB2N1	IO	DIFFIO_TX15p		N22	K18			DQS13L	DQS13L	DQ17L3	DQ17L3	DQ16L1	DQ16L1	DQ20L3	DQ20L3
B2	VREFB2N1	IO	DIFFIO_TX15n		N21	K17			DQ13L2	DQ13L2	DM17L	DM17L	DQS16L	DQS16L	DQ21L0	DQ21L0
B2	VREFB2N1	IO	DIFFIO_RX14p		K26	K20			DQ4L3	DQ4L3	DQ5L3	DQ5L3	DQ5L2	DQ5L2	DQ7L1	DQ7L1
B2	VREFB2N1	IO	DIFFIO_RX14n		K25	K19			DM4L	DM4L	DM5L	DM5L	DQ5L3	DQ5L3	DQS7L	DQS7L
B2	VREFB2N1	IO	DIFFIO_TX14p		N20	K16			DQ13L3	DQ13L3	DQ18L0	DQ18L0	DQ16L2	DQ16L2	DQ21L1	DQ21L1
B2	VREFB2N1	IO	DIFFIO_TX14n		N19	K15			DM13L	DM13L	DQ18L1	DQ18L1	DQ16L3	DQ16L3	DQS21L	DQS21L
B2	VREFB2N1	IO	DIFFIO_RX13p		M26	K22					DQS18L	DQS18L			DQ7L2	DQ7L2
B2	VREFB2N1	IO	DIFFIO_RX13n		M25	K21					DQ18L2	DQ18L2			DQ7L3	DQ7L3
B2	VREFB2N1	IO	DIFFIO_TX13p		M20	L16					DQ18L3	DQ18L3			DQ21L2	DQ21L2
B2	VREFB2N1	IO	DIFFIO_TX13n		M19	L15					DM18L	DM18L			DQ21L3	DQ21L3
B2	VREFB2N1	IO	CLK0n/DIFFIO_RX_C0n		P24	L20										
B2	VREFB2N1	IO	CLK0p/DIFFIO_RX_C0p		P25	L21										
B2	VREFB2N1	CLK1n	INPUT		N24	M20										
B2	VREFB2N1	CLK1p	INPUT		N25	M21										
		VCCD_PLL1			P19	M16										
		VCCA_PLL1			P21	M17										
		GND_A_PLL1			N18	L17										
		GND_A_PLL1			P18	L18										
		GND_A_PLL2			R19	N17										
		GND_A_PLL2			R20	N18										
		VCCA_PLL2			R21	M19										
		VCCD_PLL2			P20	M18										
B1	VREFB1N0	IO	CLK2p/DIFFIO_RX_C1p		R26	N22										
B1	VREFB1N0	IO	CLK2n/DIFFIO_RX_C1n		R25	N21										
B1	VREFB1N0	CLK3p	INPUT		P23	N20										
B1	VREFB1N0	CLK3n	INPUT		P22	N19										
B1	VREFB1N0	IO	DIFFIO_RX12p		T25	P21			DQ5L0	DQ5L0	DQ6L0	DQ6L0	DQ6L0	DQ6L0	DQ8L0	DQ8L0
B1	VREFB1N0	IO	DIFFIO_RX12n		T24	P20			DQ5L1	DQ5L1	DQ6L1	DQ6L1	DQ6L1	DQ6L1	DQ8L1	DQ8L1
B1	VREFB1N0	IO	DIFFIO_TX12p		R24	N16			DQ14L0	DQ14L0	DQ19L0		DQ17L0	DQ17L0		
B1	VREFB1N0	IO	DIFFIO_TX12n		R23	N15			DQ14L1	DQ14L1	DQ19L1		DQ17L1	DQ17L1		
B1	VREFB1N0	IO	DIFFIO_RX11p		U26	R22			DQS5L	DQS5L	DQS6L	DQS6L	DQS6L	DQS6L	DQS8L	DQS8L
B1	VREFB1N0	IO	DIFFIO_RX11n		U25	R21			DQ5L2	DQ5L2	DQ6L2	DQ6L2	DQ6L2	DQ6L2	DQ8L2	DQ8L2
B1	VREFB1N0	IO	DIFFIO_TX11p		U24	P17			DQS14L	DQS14L	DQS19L		DQS17L	DQS17L		
B1	VREFB1N0	IO	DIFFIO_TX11n		U23	P16			DQ14L2	DQ14L2	DQ19L2		DQ17L2	DQ17L2		



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

B8	VREFB8N1	VREFB8N1	VREFB8N1		AC16	AA14											
B8	VREFB8N1	IO			AC17	T13			DM6B	DQ4B2			DQ8B1	DQS5B			
B8	VREFB8N1	IO			AA16				DQ7B0				DQS8B				
B8	VREFB8N1	IO			W15	V13			DQ7B1	DQ4B3			DQ8B2	DQ5B2			
B8	VREFB8N1	IO			AB16				DQS7B				DQ8B3				
B8	VREFB8N1	IO			AC15	W13			DQ7B2	DM4B				DQ5B3			
B8	VREFB8N1	IO			V14				DQ7B3								
B8	VREFB8N1	IO			AD15	U12			DM7B								
B8	VREFB8N1	IO			RUnLU	Y15	V11										
B8	VREFB8N1	IO			DEV_OE	AA14	V12										
B8	VREFB8N1	IO			DEV_CLRn	AA15	W11										
B8	VREFB8N1	IO			nCS	AB15	W12										
B8	VREFB8N1	IO	CLK5n		AB14	Y12											
B8	VREFB8N1	IO	CLK5p		AC14	AA12											
B8	VREFB8N1	IO	CLK4n		AE15	AA13											
B8	VREFB8N1	IO	CLK4p		AF15	AB13											
			GNDA_PLL6		W13	T11											
			GNDA_PLL6		W14	T12											
			VCCA_PLL6		Y13	R12											
			VCCD_PLL6		Y14	U11											
B10			VCC_PLL6_OUT		V13	R11											
B7	VREFB7N0	IO	CLK7p		AC13	Y10											
B7	VREFB7N0	IO	CLK7n		AB13	W10											
B7	VREFB7N0	IO	CLK6p		AE14	AA11											
B7	VREFB7N0	IO	CLK6n		AD14	Y11											
B10	VREFB7N0	IO	PLL6_OUT1p		AE13	AA9											
B10	VREFB7N0	IO	PLL6_OUT1n		AD13	Y9											
B10	VREFB7N0	IO	PLL6_OUT0p		AF12	AB10											
B10	VREFB7N0	IO	PLL6_OUT0n		AE12	AA10											
B10	VREFB7N0	IO	PLL6_FBp/OUT2p		AD12	W9											
B10	VREFB7N0	IO	PLL6_FBn/OUT2n		AC12	V9											
B7	VREFB7N0	IO			Y12					DQ8B0				DQ9B0			
B7	VREFB7N0	IO			W12	T10				DQ8B1	DQ5B0			DQ9B1	DQ6B0		
B7	VREFB7N0	IO			AA12					DQS8B				DQS9B			
B7	VREFB7N0	IO	DQ9B		AE11	AB8	DQ1B			DQ8B2	DQ5B1	DQ9B3	DQ9B3	DQ9B2	DQ6B1	DQ9B3	DQ9B3
B7	VREFB7N0	IO	DQS9B		AE10	AA8	DQ1B	DQ0B		DQ8B3	DQS5B	DQS9B9	DQS9B9	DQ9B3	DQS6B	DQS9B9	DQS9B9
B7	VREFB7N0	VREFB7N0	VREFB7N0		AC11	W8											
B7	VREFB7N0	IO	DQ9B		AC10	Y7	DQ1B	DQ0B		DM8B	DQ5B2	DQ9B2	DQ9B2	DQ10B0	DQ6B2	DQ9B2	DQ9B2
B7	VREFB7N0	IO	DQ9B		AF10	Y8	DQ1B	DQ0B		DQ9B0	DQ5B3	DQ9B1	DQ9B1	DQ10B1	DQ6B3	DQ9B1	DQ9B1
B7	VREFB7N0	IO	DQ9B		AD11	AB7	DQ1B	DQ0B		DQ9B1	DM5B	DQ9B0	DQ9B0	DQS10B	DQ7B0	DQ9B0	DQ9B0
B7	VREFB7N0	IO	DQS9B		AD10	AA7	DQVLD1B			DQS9B	DQ6B0	DQS9B	DQS9B	DQ10B2	DQ7B1	DQS9B	DQS9B
B7	VREFB7N0	IO			V12	U10				DQ9B2	DQ6B1			DQ10B3	DQS7B		
B7	VREFB7N0	IO			AB12					DQ9B3				DQ11B0			
B7	VREFB7N0	IO			W11	V10				DM9B	DQS6B			DQ11B1	DQ7B2		
B7	VREFB7N0	IO			Y11					DQ10B0				DQS11B			
B7	VREFB7N0	IO	DQ7B		AF9	AB6	DQ1B	DQ0B		DQ10B1	DQ6B2	DQ7B3	DQ7B3	DQ11B2	DQ7B3	DQ7B3	DQ7B3
B7	VREFB7N0	IO	DQS9B		AE9	AA6	DQS9B	DQ0B		DQS10B	DQ6B3	DQS9B7	DQS9B7	DQ11B3	DQ8B0	DQS9B7	DQS9B7
B7	VREFB7N0	IO	DQ7B		AD8	Y6	DQ1B	DQ0B		DQ10B2	DM6B	DQ7B2	DQ7B2	DQ12B0	DQ8B1	DQ7B2	DQ7B2
B7	VREFB7N0	IO	DQ7B		AC8	Y5	DQ1B	DQ0B		DQ10B3	DQ7B0	DQ7B1	DQ7B1	DQ12B1	DQS8B	DQ7B1	DQ7B1



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

B7	VREFB7N0	IO	DQ7B		AC9	AB5	DQ1B	DQ0B	DM10B	DQ7B1	DQ7B0	DQ7B0	DQS12B	DQ8B2	DQ7B0	DQ7B0
B7	VREFB7N0	IO	DQS7B		AD9	AA5	DQS1B	DQVLD0B	DQ11B0	DQS7B	DQS7B	DQS7B	DQ12B2	DQ8B3	DQS7B	DQS7B
B7	VREFB7N0	IO			AA11	T9			DQ11B1	DQ7B2			DQ12B3	DQ9B0		
B7	VREFB7N0	IO			AB11				DQS11B				DQ13B0			
B7	VREFB7N0	IO			AA8				DQ11B2				DQ13B1			
B7	VREFB7N1	IO			V10	R9			DQ11B3	DQ7B3			DQS13B	DQ9B1		
B7	VREFB7N1	IO	DQ5B		AF8		DQ0B	DQ0B	DM11B			DQ5B3	DQ13B2			DQ5B3
B7	VREFB7N1	IO	DQSn5B		AE8	U9	DQ0B	DQSn0B	DQ12B0	DM7B		DQSB5B	DQ13B3	DQS9B		DQSB5B
B7	VREFB7N1	IO	DQ5B		AC7		DQ0B	DQ0B	DQ12B1			DQ5B2	DQ14B0			DQ5B2
B7	VREFB7N1	IO	DQ5B		AD7	T8	DQ0B	DQ0B	DQS12B	DQ8B0		DQ5B1	DQ14B1	DQ9B2		DQ5B1
B7	VREFB7N1	IO	DQ5B		AF7		DQ0B	DQ0B	DQ12B2			DQ5B0	DQS14B			DQ5B0
B7	VREFB7N1	IO	DQS5B		AE7	U8	DQVLD0B	DQS0B	DQ12B3	DQ8B1		DQS5B	DQ14B2	DQ9B3		DQS5B
B7	VREFB7N1	IO			W10				DM12B				DQ14B3			
B7	VREFB7N1	IO			Y10	V8			DQ13B0	DQS8B			DQ15B0	DQ10B0		
B7	VREFB7N1	IO			AA10				DQ13B1				DQ15B1			
B7	VREFB7N1	IO	DQ3B		AF6	W7	DQ0B	DQ0B	DQS13B	DQ8B2			DQS15B	DQ10B1		DQ3B3
B7	VREFB7N1	IO	DQSn3B		AE6		DQSn0B	DQ0B	DQ13B2			DQSB3B	DQ15B2			DQSB3B
B7	VREFB7N1	IO	DQ3B		AC6	V7	DQ0B	DQ0B	DQ13B3	DQ8B3			DQ15B3	DQS10B		DQ3B2
B7	VREFB7N1	IO	DQ3B		AE5		DQ0B	DQ0B	DM13B				DQ16B0			DQ3B1
B7	VREFB7N1	IO	DQ3B		AF5	AA4	DQ0B	DQ0B	DQ14B0	DM8B			DQ16B1	DQ10B2		DQ3B0
B7	VREFB7N1	IO	DQS3B		AD6		DQS0B		DQ14B1				DQS16B			DQS3B
B7	VREFB7N1	VREFB7N1	VREFB7N1		AC5	W6										
B7	VREFB7N1	IO			W9	T7			DQS14B				DQ16B2	DQ10B3		
B7	VREFB7N1	IO			AA9				DQ14B2				DQ16B3			
B7	VREFB7N1	IO			Y9				DQ14B3				DQ17B0			
B7	VREFB7N1	IO			AB8				DM14B				DQ17B1			
B7	VREFB7N1	IO	DQ1B		AD5				DQ15B0			DQ1B3	DQS17B			DQ1B3
B7	VREFB7N1	IO	DQSn1B		AE4	V6			DQ15B1			DQSB1B	DQ17B2			DQSB1B
B7	VREFB7N1	IO	DQ1B		AD3				DQS15B			DQ1B2	DQ17B3			DQ1B2
B7	VREFB7N1	IO	DQ1B		AD4	U6			DQ15B2			DQ1B1	DQ18B0			DQ1B1
B7	VREFB7N1	IO	DQ1B		AF3				DQ15B3			DQ1B0	DQ18B1			DQ1B0
B7	VREFB7N1	IO	DQS1B		AE3				DM15B			DQS1B	DQS18B			DQS1B
B7	VREFB7N1	IO			AC4								DQ18B2			
B7	VREFB7N1	IO			AB7	Y3							DQ18B3			
B7	VREFB7N1	IO	RDN7		AB9	U7										
B7	VREFB7N1	IO	RUP7		AB10	W5										
B7	VREFB7N1	PORSEL		PORSEL	Y8	V5										
B7	VREFB7N1	nIO_PULLUP		nIO_PULLUP	AE2	AB2										
B7	VREFB7N1	PLL_ENA		PLL_ENA	AB6	Y4										
		GND			AA7	AB4										
B7	VREFB7N1	nCEO		nCEO	AB5	AA3										
B6	VREFB6N0	IO	DIFFIO_TX57n		Y7											
B6	VREFB6N0	IO	DIFFIO_TX57p		Y6								DQ21R3			
B6	VREFB6N0	IO	DIFFIO_RX57n		AD2											
B6	VREFB6N0	IO	DIFFIO_RX57p		AD1								DQ10R3			
B6	VREFB6N0	IO	DIFFIO_TX56n		AA6				DM17R			DM22R	DQ21R2			
B6	VREFB6N0	IO	DIFFIO_TX56p		AA5				DQ17R3			DQ22R3	DQS21R			DQ20R3
B6	VREFB6N0	IO	DIFFIO_RX56n		AC3				DM8R			DM9R	DQ10R2			
B6	VREFB6N0	IO	DIFFIO_RX56p		AC2				DQ8R3			DQ9R3	DQS10R			DQ10R3



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

B6	VREFB6N0	IO	DIFFIO_TX55n		W8				DQ17R2		DQ22R2		DQ21R1		DQ20R2	
B6	VREFB6N0	IO	DIFFIO_TX55p		W7				DQS17R		DQS22R		DQ21R0		DQS20R	
B6	VREFB6N0	IO	DIFFIO_RX55n		AB4				DQ8R2		DQ9R2		DQ10R1		DQ10R2	
B6	VREFB6N0	IO	DIFFIO_RX55p		AB3				DQS8R		DQS9R		DQ10R0		DQS10R	
B6	VREFB6N0	IO	DIFFIO_TX54n		W6				DQ17R1		DQ22R1		DQ20R3		DQ20R1	
B6	VREFB6N0	IO	DIFFIO_TX54p		W5				DQ17R0		DQ22R0		DQ20R2		DQ20R0	
B6	VREFB6N0	IO	DIFFIO_RX54n		AA4				DQ8R1		DQ9R1		DQ9R3		DQ10R1	
B6	VREFB6N0	IO	DIFFIO_RX54p		AA3				DQ8R0		DQ9R0		DQ9R2		DQ10R0	
B6	VREFB6N0	VREFB6N0	VREFB6N0		Y5	U3										
B6	VREFB6N0	IO	DIFFIO_TX53n		V8	W4			DM16R	DM16R	DM21R		DQS20R			
B6	VREFB6N0	IO	DIFFIO_TX53p		V7	W3			DQ16R3	DQ16R3	DQ21R3		DQ20R1			
B6	VREFB6N0	IO	DIFFIO_RX53n		Y4	W2			DM7R	DM7R	DM8R		DQS9R			
B6	VREFB6N0	IO	DIFFIO_RX53p		Y3	W1			DQ7R3	DQ7R3	DQ8R3		DQ9R1			
B6	VREFB6N0	IO	DIFFIO_TX52n		V6	V4			DQ16R2	DQ16R2	DQ21R2		DQ20R0			
B6	VREFB6N0	IO	DIFFIO_TX52p		V5	V3			DQS16R	DQS16R	DQS21R		DQ19R3	DQ19R3		
B6	VREFB6N0	IO	DIFFIO_RX52n		W4	Y2			DQ7R2	DQ7R2	DQ8R2		DQ9R0			
B6	VREFB6N0	IO	DIFFIO_RX52p		W3	Y1			DQS7R	DQS7R	DQS8R		DQ8R3	DQ8R3		
B6	VREFB6N0	IO	DIFFIO_TX51n		U8	U5			DQ16R1	DQ16R1	DQ21R1		DQ19R2	DQ19R2		
B6	VREFB6N0	IO	DIFFIO_TX51p		U7	U4			DQ16R0	DQ16R0	DQ21R0		DQS19R	DQS19R		
B6	VREFB6N0	IO	DIFFIO_RX51n		AB2	V2			DQ7R1	DQ7R1	DQ8R1		DQ8R2	DQ8R2		
B6	VREFB6N0	IO	DIFFIO_RX51p		AB1	V1			DQ7R0	DQ7R0	DQ8R0		DQS8R	DQS8R		
B6	VREFB6N1	IO	DIFFIO_TX50n		T7	T6			DM15R	DM15R	DM20R		DQ19R1	DQ19R1		
B6	VREFB6N1	IO	DIFFIO_TX50p		T6	T5			DQ15R3	DQ15R3	DQ20R3		DQ19R0	DQ19R0		
B6	VREFB6N1	IO	DIFFIO_RX50n		AA2	T4			DM6R	DM6R	DM7R	DM7R	DQ8R1	DQ8R1		
B6	VREFB6N1	IO	DIFFIO_RX50p		AA1	T3			DQ6R3	DQ6R3	DQ7R3	DQ7R3	DQ8R0	DQ8R0		
B6	VREFB6N1	IO	DIFFIO_TX49n		U6	R8			DQ15R2	DQ15R2	DQ20R2		DQ18R3	DQ18R3		
B6	VREFB6N1	IO	DIFFIO_TX49p		U5	R7			DQS15R	DQS15R	DQS20R		DQ18R2	DQ18R2		
B6	VREFB6N1	IO	DIFFIO_RX49n		Y2	U2			DQ6R2	DQ6R2	DQ7R2	DQ7R2	DQ7R3	DQ7R3	DQ9R3	DQ9R3
B6	VREFB6N1	IO	DIFFIO_RX49p		Y1	U1			DQS6R	DQS6R	DQS7R	DQS7R	DQ7R2	DQ7R2	DQ9R2	DQ9R2
B6	VREFB6N1	IO	DIFFIO_TX48n		V4	R6			DQ15R1	DQ15R1	DQ20R1		DQS18R	DQS18R		
B6	VREFB6N1	IO	DIFFIO_TX48p		V3	R5			DQ15R0	DQ15R0	DQ20R0		DQ18R1	DQ18R1		
B6	VREFB6N1	IO	DIFFIO_RX48n		W2	R4			DQ6R1	DQ6R1	DQ7R1	DQ7R1	DQ7R1	DQ7R1	DQS9R	DQS9R
B6	VREFB6N1	IO	DIFFIO_RX48p		W1	R3			DQ6R0	DQ6R0	DQ7R0	DQ7R0	DQ7R1	DQ7R1	DQ9R1	DQ9R1
B6	VREFB6N1	IO	DIFFIO_TX47n		T9	P6			DM14R	DM14R	DM19R		DQ18R0	DQ18R0		
B6	VREFB6N1	IO	DIFFIO_TX47p		T8	P5			DQ14R3	DQ14R3	DQ19R3		DQ17R3	DQ17R3		
B6	VREFB6N1	IO	DIFFIO_RX47n		V2	T2			DM5R	DM5R	DM6R	DM6R	DQ7R0	DQ7R0	DQ9R0	DQ9R0
B6	VREFB6N1	IO	DIFFIO_RX47p		V1	T1			DQ5R3	DQ5R3	DQ6R3	DQ6R3	DQ6R3	DQ6R3	DQ8R3	DQ8R3
B6	VREFB6N1	VREFB6N1	VREFB6N1		R5	P4										
B6	VREFB6N1	IO	DIFFIO_TX46n		U4	P8			DQ14R2	DQ14R2	DQ19R2		DQ17R2	DQ17R2		
B6	VREFB6N1	IO	DIFFIO_TX46p		U3	P7			DQS14R	DQS14R	DQS19R		DQS17R	DQS17R		
B6	VREFB6N1	IO	DIFFIO_RX46n		U2	R2			DQ5R2	DQ5R2	DQ6R2	DQ6R2	DQ6R2	DQ6R2	DQ8R2	DQ8R2
B6	VREFB6N1	IO	DIFFIO_RX46p		U1	R1			DQS5R	DQS5R	DQS6R	DQS6R	DQS6R	DQS6R	DQS8R	DQS8R
B6	VREFB6N1	IO	DIFFIO_TX45n		T5	N8			DQ14R1	DQ14R1	DQ19R1		DQ17R1	DQ17R1		
B6	VREFB6N1	IO	DIFFIO_TX45p		T4	N7			DQ14R0	DQ14R0	DQ19R0		DQ17R0	DQ17R0		
B6	VREFB6N1	IO	DIFFIO_RX45n		T3	P3			DQ5R1	DQ5R1	DQ6R1	DQ6R1	DQ6R1	DQ6R1	DQ8R1	DQ8R1
B6	VREFB6N1	IO	DIFFIO_RX45p		T2	P2			DQ5R0	DQ5R0	DQ6R0	DQ6R0	DQ6R0	DQ6R0	DQ8R0	DQ8R0
B6	VREFB6N1	CLK9n	INPUT		R4	N4										
B6	VREFB6N1	CLK9p	INPUT		R3	N3										
B6	VREFB6N1	IO	CLK8n/DIFFIO_RX_C2n		R2	N2										



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

B5	VREFB5N1	IO	DIFFIO_RX36p		H3	D1			DQS2R	DQS2R	DQS3R	DQS3R	DQ2R3		DQS4R	DQS4R
B5	VREFB5N1	IO	DIFFIO_TX35n		K9	E4			DQ11R1	DQ11R1	DQ16R1		DQ13R2		DQ18R2	
B5	VREFB5N1	IO	DIFFIO_TX35p		K8	E3			DQ11R0	DQ11R0	DQ16R0		DQS13R		DQS18R	
B5	VREFB5N1	IO	DIFFIO_RX35n		G4	C2			DQ2R1	DQ2R1	DQ3R1	DQ3R1	DQ2R2		DQ4R1	DQ4R1
B5	VREFB5N1	IO	DIFFIO_RX35p		G3	C1			DQ2R0	DQ2R0	DQ3R0	DQ3R0	DQS2R		DQ4R0	DQ4R0
B5	VREFB5N1	IO	DIFFIO_TX34n		K7				DM10R		DM15R		DQ13R1		DQ18R1	
B5	VREFB5N1	IO	DIFFIO_TX34p		K6				DQ10R3		DQ15R3		DQ13R0		DQ18R0	
B5	VREFB5N1	IO	DIFFIO_RX34n		F4				DM1R		DM2R		DQ2R1		DQ3R3	
B5	VREFB5N1	IO	DIFFIO_RX34p		F3				DQ1R3		DQ2R3		DQ2R0		DQ3R2	
B5	VREFB5N1	IO	DIFFIO_TX33n		J8				DQ10R2		DQ15R2		DQ12R3		DQ17R3	
B5	VREFB5N1	IO	DIFFIO_TX33p		J7				DQS10R		DQS15R		DQ12R2		DQ17R2	
B5	VREFB5N1	IO	DIFFIO_RX33n		F2				DQ1R2		DQ2R2		DQ1R3		DQS3R	
B5	VREFB5N1	IO	DIFFIO_RX33p		F1				DQS1R		DQS2R		DQ1R2		DQ3R1	
B5	VREFB5N1	VREFB5N1	VREFB5N1		K5	J4										
B5	VREFB5N1	IO	DIFFIO_TX32n		H8				DQ10R1		DQ15R1		DQS12R		DQS17R	
B5	VREFB5N1	IO	DIFFIO_TX32p		H7				DQ10R0		DQ15R0		DQ12R1		DQ17R1	
B5	VREFB5N1	IO	DIFFIO_RX32n		E4				DQ1R1		DQ2R1		DQS1R		DQ3R0	
B5	VREFB5N1	IO	DIFFIO_RX32p		E3				DQ1R0		DQ2R0		DQ1R1		DQ2R3	
B5	VREFB5N1	IO	DIFFIO_TX31n		J6				DM9R		DM14R		DQ12R0		DQ17R0	
B5	VREFB5N1	IO	DIFFIO_TX31p		J5				DQ9R3		DQ14R3		DQ11R3		DQ16R3	
B5	VREFB5N1	IO	DIFFIO_RX31n		E2				DM0R		DM1R		DQ1R0		DQ2R2	
B5	VREFB5N1	IO	DIFFIO_RX31p		E1				DQ0R3		DQ1R3		DQ0R3		DQS2R	
B5	VREFB5N1	IO	DIFFIO_TX30n		H6				DQ9R2		DQ14R2		DQ11R2		DQ16R2	
B5	VREFB5N1	IO	DIFFIO_TX30p		H5				DQS9R		DQS14R		DQS11R		DQS16R	
B5	VREFB5N1	IO	DIFFIO_RX30n		D3				DQ0R2		DQ1R2		DQ0R2		DQ2R1	
B5	VREFB5N1	IO	DIFFIO_RX30p		D2				DQS0R		DQS1R		DQS0R		DQ2R0	
B5	VREFB5N1	IO	DIFFIO_TX29n		G7				DQ9R1		DQ14R1		DQ11R1		DQ16R1	
B5	VREFB5N1	IO	DIFFIO_TX29p		G6				DQ9R0		DQ14R0		DQ11R0		DQ16R0	
B5	VREFB5N1	IO	DIFFIO_RX29n		C2				DQ0R1		DQ1R1		DQ0R1			
B5	VREFB5N1	IO	DIFFIO_RX29p		C1				DQ0R0		DQ1R0		DQ0R0			
		TEMPDIODEp			E5	A2										
		TEMPDIODEn			F5	C3										
B4	VREFB4N0	TDO		TDO	F6	B3										
B4	VREFB4N0	MSEL3		MSEL3	F7	A4										
B4	VREFB4N0	MSEL2		MSEL2	E6	B4										
B4	VREFB4N0	MSEL1		MSEL1	B2	D4										
B4	VREFB4N0	MSEL0		MSEL0	G8	E5										
B4	VREFB4N0	IO	RUP4		E7	G7										
B4	VREFB4N0	IO	RDN4		E8	F6										
B4	VREFB4N0	IO			D4											
B4	VREFB4N0	IO	DQS1T		B3	C4					DQS1T				DQS1T	
B4	VREFB4N0	IO	DQ1T		A3						DQ1T0		DQ18T3		DQ1T0	
B4	VREFB4N0	IO	DQ1T		C4	D3					DQ1T1		DQ18T2		DQ1T1	
B4	VREFB4N0	IO	DQ1T		C3				DM14T		DQ1T2		DQS18T		DQ1T2	
B4	VREFB4N0	IO	DQSn1T		B4	D5			DQ14T3		DQSB1T		DQ18T1		DQSB1T	
B4	VREFB4N0	IO	DQ1T		C5				DQ14T2		DQ1T3		DQ18T0		DQ1T3	
B4	VREFB4N0	IO			F8				DQS14T				DQ17T3			
B4	VREFB4N0	IO			J9				DQ14T1				DQ17T2			
B4	VREFB4N0	IO			G9				DQ14T0				DQS17T			



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

B4	VREFB4N0	IO			F9	E6			DM13T				DQ17T1			
B4	VREFB4N0	IO			H9				DQ13T3				DQ17T0			
B4	VREFB4N0	VREFB4N0	VREFB4N0		D5	D7					VREF0B7	VREF0B7				
B4	VREFB4N0	IO	DQS3T		C6	F7	DQS0T		DQ13T2		DQS3T		DQ16T3	DQ10T3	DQS3T	
B4	VREFB4N0	IO	DQ3T		A5		DQ0T	DQ0T	DQS13T		DQ3T0		DQ16T2		DQ3T0	
B4	VREFB4N0	IO	DQ3T		B5	D6	DQ0T	DQ0T	DQ13T1	DM8T	DQ3T1		DQS16T	DQ10T2	DQ3T1	
B4	VREFB4N0	IO	DQ3T		D6		DQ0T	DQ0T	DQ13T0		DQ3T2		DQ16T1		DQ3T2	
B4	VREFB4N0	IO	DQSn3T		B6	E7	DQSn0T	DQ0T	DM12T	DQ8T3	DQSB3T		DQ16T0	DQS10T	DQSB3T	
B4	VREFB4N0	IO	DQ3T		A6		DQ0T	DQ0T	DQ12T3		DQ3T3		DQ15T3		DQ3T3	
B4	VREFB4N0	IO			K10				DQ12T2				DQ15T2			
B4	VREFB4N0	IO			F10	E8			DQS12T	DQ8T2			DQS15T	DQ10T1		
B4	VREFB4N0	IO			H10				DQ12T1				DQ15T1			
B4	VREFB4N0	IO			E9	H7			DQ12T0	DQS8T			DQ15T0	DQ10T0		
B4	VREFB4N0	IO	DQS5T		B7		DQVLD0T	DQS0T	DM11T		DQS5T		DQ14T3		DQS5T	
B4	VREFB4N0	IO	DQ5T		A7	G8	DQ0T	DQ0T	DQ11T3	DQ8T1	DQ5T0		DQ14T2	DQ9T3	DQ5T0	
B4	VREFB4N0	IO	DQ5T		C7		DQ0T	DQ0T	DQ11T2		DQ5T1		DQS14T		DQ5T1	
B4	VREFB4N0	IO	DQ5T		D7	H9	DQ0T	DQ0T	DQS11T	DQ8T0	DQ5T2		DQ14T1	DQ9T2	DQ5T2	
B4	VREFB4N0	IO	DQSn5T		B8		DQ0T	DQSn0T	DQ11T1		DQSB5T		DQ14T0		DQSB5T	
B4	VREFB4N0	IO	DQ5T		A8	F8	DQ0T	DQ0T	DQ11T0	DM7T	DQ5T3		DQ13T3	DQS9T	DQ5T3	
B4	VREFB4N0	IO			J10				DM10T				DQ13T2			
B4	VREFB4N0	IO			G10				DQ10T3				DQS13T			
B4	VREFB4N1	IO			E10	D8			DQ10T2	DQ7T3			DQ13T1	DQ9T1		
B4	VREFB4N1	IO			K11				DQS10T				DQ13T0			
B4	VREFB4N1	IO			E11	E9			DQ10T1	DQ7T2			DQ12T3	DQ9T0		
B4	VREFB4N1	IO	DQS7T		C9	B5	DQS1T	DQVLD0T	DQ10T0	DQS7T	DQS7T	DQS7T	DQ12T2	DQ8T3	DQS7T	DQS7T
B4	VREFB4N1	IO	DQ7T		D9	A5	DQ1T	DQ0T	DM9T	DQ7T1	DQ7T0	DQ7T0	DQS12T	DQ8T2	DQ7T0	DQ7T0
B4	VREFB4N1	IO	DQ7T		D8	C5	DQ1T	DQ0T	DQ9T3	DQ7T0	DQ7T1	DQ7T1	DQ12T1	DQS8T	DQ7T1	DQ7T1
B4	VREFB4N1	IO	DQ7T		C8	C6	DQ1T	DQ0T	DQ9T2	DM6T	DQ7T2	DQ7T2	DQ12T0	DQ8T1	DQ7T2	DQ7T2
B4	VREFB4N1	IO	DQSn7T		B9	B6	DQSn1T	DQ0T	DQS9T	DQ6T3	DQSB7T	DQSB7T	DQ11T3	DQ8T0	DQSB7T	DQSB7T
B4	VREFB4N1	IO	DQ7T		A9	A6	DQ1T	DQ0T	DQ9T1	DQ6T2	DQ7T3	DQ7T3	DQ11T2	DQ7T3	DQ7T3	DQ7T3
B4	VREFB4N1	IO			G11				DQ9T0				DQS11T			
B4	VREFB4N1	IO			H11	F9			DM8T	DQS6T			DQ11T1	DQ7T2		
B4	VREFB4N1	IO			F11				DQ8T3				DQ11T0			
B4	VREFB4N1	IO			J11	G9			DQ8T2	DQ6T1			DQ10T3	DQS7T		
B4	VREFB4N1	IO	DQS9T		C10	B7	DQVLD1T		DQS8T	DQ6T0	DQS9T	DQS9T	DQ10T2	DQ7T1	DQS9T	DQS9T
B4	VREFB4N1	IO	DQ9T		C11	A7	DQ1T	DQ0T	DQ8T1	DM5T	DQ9T0	DQ9T0	DQS10T	DQ7T0	DQ9T0	DQ9T0
B4	VREFB4N1	IO	DQ9T		A10	C8	DQ1T	DQ0T	DQ8T0	DQ5T3	DQ9T1	DQ9T1	DQ10T1	DQ6T3	DQ9T1	DQ9T1
B4	VREFB4N1	IO	DQ9T		D10	C7	DQ1T	DQ0T	DM7T	DQ5T2	DQ9T2	DQ9T2	DQ10T0	DQ6T2	DQ9T2	DQ9T2
B4	VREFB4N1	VREFB4N1	VREFB4N1		D11	D9					VREF1B7	VREF1B7				
B4	VREFB4N1	IO	DQSn9T		B10	B8	DQ1T	DQ0T	DQ7T3	DQS5T	DQSB9T	DQSB9T	DQ9T3	DQS6T	DQSB9T	DQSB9T
B4	VREFB4N1	IO	DQ9T		B11	A8	DQ1T		DQ7T2	DQ5T1	DQ9T3	DQ9T3	DQ9T2	DQ6T1	DQ9T3	DQ9T3
B4	VREFB4N1	IO			E12				DQS7T				DQS9T			
B4	VREFB4N1	IO			F12	E10			DQ7T1	DQ5T0			DQ9T1	DQ6T0		
B4	VREFB4N1	IO			F13				DQ7T0				DQ9T0			
B9	VREFB4N1	IO	PLL5_FBn/OUT2n		D12	C9										
B9	VREFB4N1	IO	PLL5_FBp/OUT2p		C12	B9										
B9	VREFB4N1	IO	PLL5_OUT0n		B12	B10										
B9	VREFB4N1	IO	PLL5_OUT0p		A12	A10										
B9	VREFB4N1	IO	PLL5_OUT1n		E13	D10										



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

B9	VREFB4N1	IO	PLL5_OUT1p		D13	C10													
B4	VREFB4N1	IO	CLK12n		C13	C11													
B4	VREFB4N1	IO	CLK12p		B13	B11													
B4	VREFB4N1	IO	CLK13n		C14	C12													
B4	VREFB4N1	IO	CLK13p		B14	B12													
B9			VCC_PLL5_OUT		H12	G10													
			VCCD_PLL5		H14	G11													
			VCCA_PLL5		G12	F12													
			GND_A_PLL5		H13	F10													
			GND_A_PLL5		J13	F11													
B3	VREFB3N0	IO	CLK14p		A15	A13													
B3	VREFB3N0	IO	CLK14n		B15	B13													
B3	VREFB3N0	IO	CLK15p		C15	C13													
B3	VREFB3N0	IO	CLK15n		D15	D13													
B3	VREFB3N0	IO		PGM2	E15	D12													
B3	VREFB3N0	IO		PGM1	F15	E11													
B3	VREFB3N0	IO		PGM0	F14	H11													
B3	VREFB3N0	IO		ASDO	G14	G12													
B3	VREFB3N0	IO		nCSO	E14	D11													
B3	VREFB3N0	IO		CRC_ERROR	F16	E12													
B3	VREFB3N0	IO		DATA0	E16	E13													
B3	VREFB3N0	IO		DATA1	G15	H12													
B3	VREFB3N0	IO			D14	C14				DM4T								DQ5T3	
B3	VREFB3N0	IO			D17														DQ8T3
B3	VREFB3N0	IO			J14	F13				DQ4T3								DQ8T2	DQ5T2
B3	VREFB3N0	IO			E17														DQS8T
B3	VREFB3N0	IO			H15	G13				DM6T	DQ4T2							DQ8T1	DQS5T
B3	VREFB3N0	VREFB3N0	VREFB3N0		D16	B14						VREF0B8	VREF0B8						
B3	VREFB3N0	IO	DQS11T		B16	B15	DQS2T		DQ6T3	DQS4T	DQS11T	DQS11T	DQ8T0	DQ5T1	DQS11T	DQS11T			
B3	VREFB3N0	IO	DQ11T		C16	A15	DQ2T	DQ1T	DQ6T2	DQ4T1	DQ11T0	DQ11T0	DQ7T3	DQ5T0	DQ11T0	DQ11T0			
B3	VREFB3N0	IO	DQ11T		A17	C15	DQ2T	DQ1T	DQS6T	DQ4T0	DQ11T1	DQ11T1	DQ7T2	DQ4T3	DQ11T1	DQ11T1			
B3	VREFB3N0	IO	DQ11T		C17	C16	DQ2T	DQ1T	DQ6T1	DM3T	DQ11T2	DQ11T2	DQS7T	DQ4T2	DQ11T2	DQ11T2			
B3	VREFB3N0	IO	DQSn11T		B17	B16	DQSn2T	DQ1T	DQ6T0	DQ3T3	DQSB11T	DQSB11T	DQ7T1	DQS4T	DQSB11T	DQSB11T			
B3	VREFB3N0	IO	DQ11T		A18	A16	DQ2T	DQ1T	DM5T	DQ3T2	DQ11T3	DQ11T3	DQ7T0	DQ4T1	DQ11T3	DQ11T3			
B3	VREFB3N0	IO			D18					DQ5T3									DQ6T3
B3	VREFB3N0	IO			G16	D14				DQ5T2	DQS3T							DQ6T2	DQ4T0
B3	VREFB3N0	IO			F17					DQS5T									DQS6T
B3	VREFB3N0	IO			J15	H14				DQ5T1	DQ3T1							DQ6T1	DQ3T3
B3	VREFB3N0	IO	DQS13T		B18	B17	DQVLD2T	DQS1T	DQ5T0	DQ3T0	DQS13T	DQS13T	DQ6T0	DQ3T2	DQS13T	DQS13T			
B3	VREFB3N0	IO	DQ13T		A19	A17	DQ2T	DQ1T	DM4T	DM2T	DQ13T0	DQ13T0	DQ5T3	DQS3T	DQ13T0	DQ13T0			
B3	VREFB3N0	IO	DQ13T		C18	A18	DQ2T	DQ1T	DQ4T3	DQ2T3	DQ13T1	DQ13T1	DQ5T2	DQ3T1	DQ13T1	DQ13T1			
B3	VREFB3N0	IO	DQ13T		C19	C17	DQ2T	DQ1T	DQ4T2	DQ2T2	DQ13T2	DQ13T2	DQS5T	DQ3T0	DQ13T2	DQ13T2			
B3	VREFB3N0	IO	DQSn13T		B19	B18	DQ2T	DQSn1T	DQS4T	DQS2T	DQSB13T	DQSB13T	DQ5T1	DQ2T3	DQSB13T	DQSB13T			
B3	VREFB3N0	IO	DQ13T		A20	C18	DQ2T	DQ1T	DQ4T1	DQ2T1	DQ13T3	DQ13T3	DQ5T0	DQ2T2	DQ13T3	DQ13T3			
B3	VREFB3N0	IO			K16					DQ4T0									DQ4T3
B3	VREFB3N1	IO			G17	F14				DM3T	DQ2T0			DQ4T2	DQS2T				
B3	VREFB3N1	IO			H16					DQ3T3				DQS4T					
B3	VREFB3N1	IO	DQS15T		B20	E14	DQS3T	DQVLD1T	DQ3T2	DM1T	DQS15T			DQ4T1	DQ2T1	DQS15T			
B3	VREFB3N1	IO	DQ15T		A21		DQ3T	DQ1T	DQS3T					DQ4T0					DQ15T0



Pin Information for the Stratix® II EP2S30 Device
Version 2.0
(Note 1)

B3	VREFB3N1	IO	DQ15T		C20	G14	DQ3T	DQ1T	DQ3T1	DQ1T3	DQ15T1		DQ3T3	DQ2T0	DQ15T1	
B3	VREFB3N1	IO	DQ15T		C21		DQ3T	DQ1T	DQ3T0		DQ15T2		DQ3T2		DQ15T2	
B3	VREFB3N1	IO	DQSn15T		B21	D15	DQSn3T	DQ1T	DM2T	DQ1T2	DQSB15T		DQS3T	DQ1T3	DQSB15T	
B3	VREFB3N1	IO	DQ15T		A22	E15	DQ3T	DQ1T	DQ2T3	DQS1T	DQ15T3		DQ3T1	DQ1T2	DQ15T3	
B3	VREFB3N1	IO			E18				DQ2T2				DQ3T0			
B3	VREFB3N1	IO			K17	J15			DQS2T	DQ1T1			DQ2T3	DQS1T		
B3	VREFB3N1	IO			H17				DQ2T1				DQ2T2			
B3	VREFB3N1	IO			J17	F15			DQ2T0	DQ1T0			DQS2T	DQ1T1		
B3	VREFB3N1	IO	DQS17T		B23		DQVLD3T		DM1T		DQS17T		DQ2T1		DQS17T	
B3	VREFB3N1	IO	DQ17T		C22	C19	DQ3T	DQ1T	DQ1T3	DM0T	DQ17T0		DQ2T0	DQ1T0	DQ17T0	
B3	VREFB3N1	IO	DQ17T		B22		DQ3T	DQ1T	DQ1T2		DQ17T1		DQ1T3		DQ17T1	
B3	VREFB3N1	IO	DQ17T		A24	G15	DQ3T	DQ1T	DQS1T	DQ0T3	DQ17T2		DQ1T2	DQ0T3	DQ17T2	
B3	VREFB3N1	IO	DQSn17T		C23		DQ3T	DQ1T	DQ1T1		DQSB17T		DQS1T		DQSB17T	
B3	VREFB3N1	IO	DQ17T		B24	D20	DQ3T		DQ1T0	DQ0T2	DQ17T3		DQ1T1	DQ0T2	DQ17T3	
B3	VREFB3N1	IO			F18				DM0T				DQ1T0			
B3	VREFB3N1	VREFB3N1	VREFB3N1		D22	D16										
B3	VREFB3N1	IO			G18	F16			DQ0T3	DQS0T			DQ0T3	DQS0T		
B3	VREFB3N1	IO			H18				DQ0T2				DQ0T2			
B3	VREFB3N1	IO			K18	H16			DQS0T	DQ0T1			DQS0T	DQ0T1		
B3	VREFB3N1	IO			D23				DQ0T1				DQ0T1			
B3	VREFB3N1	IO			J18	G16			DQ0T0	DQ0T0			DQ0T0	DQ0T0		
B3	VREFB3N1	IO		DATA2	E19	D17										
B3	VREFB3N1	IO		DATA3	D20	A19										
B3	VREFB3N1	IO		DATA4	G19	E16										
B3	VREFB3N1	IO		DATA5	D19	E17										
B3	VREFB3N1	IO		DATA6	E20	B19										
B3	VREFB3N1	IO		DATA7	F20	D18										
B3	VREFB3N1	IO		RDYnBSY	F19	F17										
B3	VREFB3N1	IO		INIT_DONE	D21	E18										
B3	VREFB3N1	nSTATUS		nSTATUS	E21	B20										
B3	VREFB3N1	nCE		nCE	E22	A21										
B3	VREFB3N1	DCLK		DCLK	C24	D19										
B3	VREFB3N1	CONF_DONE		CONF_DONE	B25	C20										
		VCCIO2			D26	B22										
		VCCIO2			L26	L22										
		VCCIO2			M17											
		VCCIO1			AC26	AA22										
		VCCIO1			P17	M22										
		VCCIO1			T26											
		VCCIO8			AF16	AB12										
		VCCIO8			AF23	AB20										
		VCCIO8			U14											
		VCCIO7			AF4	AB3										
		VCCIO7			AF11	AB11										
		VCCIO7			U12											
		VCCIO6			AC1	AA1										
		VCCIO6			R10	M1										
		VCCIO6			T1											
		VCCIO5			D1	B1										



(4) This mode is used for DDR/DDR2 SDRAM, RLDRAM II, and QDRII SRAM interfaces, except for x9 RLDRAM II devices. This mode can support x4 DDR2 SDRAM devices if the DM pins are not used.			
(5) Vref pins are required when using DDR, DDR2 and QDR2 pins. For more information on the value of the Vref pins, refer to the <i>Selectable I/O Standards in Stratix II & Stratix II GX Devices</i> chapter in volume 2 of the Stratix II Handbook.			



**Pin Information for the Stratix® II EP2S30 Device
Version 2.0**

Pin Name	Pin Type (1st, 2nd, and 3rd Function)	Pin Description
Supply and Reference Pins		
VCCINT	Power	These are internal logic array voltage supply pins. VCCINT also supplies power to the input buffers used for the LVDS, LVPECL, HyperTransport™ technology, differential HSTL, differential SSTL, HSTL, and SSTL I/O standards. All VCCINT pins must be connected to 1.2 V.
VCCIO[1..8]	Power	These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all I/O standards. VCCIO also supplies power to the input buffers used for the LVTTTL, LVCMOS, 1.5 V, 1.8 V, 2.5 V, 3.3-V PCI, and 3.3-V PCI-X I/O standards.
VCCPD[1..8]	Power	Dedicated power pins. This supply is used to power the I/O pre-drivers and the 3.3-V/2.5-V buffers of the configuration input pins and JTAG pins. VCCPD powers the JTAG pins (TCK, TMS, TDI, and TRST) and the following configuration pins: nCONFIG, DCLK (when used as an input), nIO_Pullup, DATA[7..0], RUnLU, nCE, nWS, nRS, CS, nCS, and CLKUSR. The VCCPD pins must be connected to 3.3 V and must ramp-up from 0 V to 3.3 V within 100 ms to ensure successful configuration. If you use the AES key programming feature of the device, VCCPD8 powers the circuitry enabling the key to be programmed in non-volatile memory. During key programming, apply 3.7 V to VCCPD8. Refer to AN341-Using the Design Security Feature in Stratix II and Stratix II GX Devices for more information.
GND	Ground	Device ground pins. All GND pins should be connected to the board GND plane.
VREFB[1..8]N[0..1]	Input	Input reference voltage for each I/O bank. If a bank is used for a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for that bank. All of the VREF pins within a bank are shorted together. If VREF pins are not used, designers should connect them to either VCC or GND.
VCC_PLL5_OUT	Power	External clock output VCCIO power for PLL5 clock outputs PLL5_OUT[1..0]p, PLL5_OUT[1..0]n, PLL5_FBp/OUT2p, and PLL5_FBn/OUT2n. This pin is the VCCIO pin for bank 9.
VCC_PLL6_OUT	Power	External clock output VCCIO power for PLL6 clock outputs PLL6_OUT[1..0]p, PLL6_OUT[1..0]n, PLL6_FBp/OUT2p, and PLL6_FBn/OUT2n. This pin is the VCCIO pin for bank 10.
VCCA_PLL[1..6]	Power	Analog power for PLLs[1..6]. The designer must connect these pins to 1.2 V, even if the PLL is not used.
VCCD_PLL[1..6]	Power	Digital power for PLLs[1..6]. The designer must connect these pins to 1.2 V, even if the PLL is not used.
GND_A_PLL[1..6]	Ground	Analog ground for PLLs[1..6].
NC	No Connect	Do not drive signals into these pins.
RUP4	I/O, Input	Reference pin for banks 3 and 4. The external precision resistor Rup must be connected to the designated RUP pin within bank 4. If not required, this pin is a regular I/O pin.
RDN4	I/O, Input	Reference pin for banks 3 and 4. The external precision resistor Rdn must be connected to the designated RDN pin within bank 4. If not required, this pin is a regular I/O pin.
RUP7	I/O, Input	Reference pin for banks 7 and 8. The external precision resistor Rup must be connected to the designated RUP pin within bank 7. If not required, this pin is a regular I/O pin.
RDN7	I/O, Input	Reference pin for banks 7 and 8. The external precision resistor Rdn must be connected to the designated RDN pin within bank 7. If not required, this pin is a regular I/O pin.
Dedicated Configuration/JTAG Pins		
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (nCSO, ASDO, DATA[7..0], nWS, nRS, RDYnBSY, nCS, CS, RUnLU, PGM], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high (1.5 V, 1.8 V, 2.5 V, or 3.3 V) turns off the weak pull-up, while a logic low turns them on.
VCCSEL	Input	Dedicated input that selects which input buffer is used on configuration input pins: nCONFIG, DCLK (when used as an input), DATA[7..0], RUnLU, nCE, nWS, nRS, CS, nCS, and CLKUSR. The 3.3-V/2.5-V input buffer is powered by VCCPD, while the 1.8-V/1.5-V input buffer is powered by VCCIO. The VCCSEL input buffer is powered by VCCPD and must be hardwired to VCCPD or ground. A logic high (VCCPD) selects the 1.8-V/1.5-V input buffer, while a logic low selects the 3.3-V/2.5-V input buffer. VCCSEL should be set to comply with the logic levels driven out of the configuration device or MAX II device/microprocessor with flash memory.
TEMPDIODEp	Input	Pin used in conjunction with the temperature sensing diode (bias-high input) inside the Stratix II device. If the temperature sensing diode is not used then connect this pin to GND.
TEMPDIODEn	Input	Pin used in conjunction with the temperature sensing diode (bias-low input) inside the Stratix II device. If the temperature sensing diode is not used then connect this pin to GND.



**Pin Information for the Stratix® II EP2S30 Device
Version 2.0**

Pin Name	Pin Type (1st, 2nd, and 3rd Function)	Pin Description
DCLK	Input (PS, FPP) Output (AS)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the Stratix II device. In AS mode, DCLK is an output from the Stratix II device that provides timing for the configuration interface. In PPA mode, DCLK should be tied to VCC to prevent this pin from floating.
MSEL[0..3]	Input	Configuration input pins that set the Stratix II device configuration scheme. These pins must be hard-wired to VCCPD or GND.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled. In multi-device configuration, nCE of the first device is tied low while its nCEO pin drives the nCE of the next device in the chain. In single device configuration, nCE is tied low.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration. If the configuration scheme uses an enhanced configuration device or EPC2, nCONFIG can be tied directly to VCC or to the configuration device's nINIT_CONF pin.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
nCEO	Output	Output that drives low when device configuration is complete. During multi-device configuration, this pin feeds a subsequent device's nCE pin. During single device configuration, this pin is left floating.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.
PORSEL	Input	Dedicated input which selects between a POR time of 12 ms or 100 ms. A logic high (1.5-V, 1.8-V, 2.5-V, 3.3-V) selects a POR time of about 12 ms and a logic low selects POR time of about 100 ms.
TCK	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TCK to GND.
TMS	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TMS to VCC.
TDI	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TDI to VCC.
TDO	Output	Dedicated JTAG output pin. The JTAG circuitry can be disabled by leaving TDO unconnected.
TRST	Input	Dedicated active low JTAG input pin. TRST is used to asynchronously reset the JTAG boundary-scan circuit. The JTAG circuitry can be disabled by connecting TRST to GND.
Clock and PLL Pins		
CLK[1,3,9,11]p	Clock, Input	Dedicated clock input pins 1, 3, 9, and 11 that can also be used for data inputs.
CLK[1,3,9,11]n	Clock, Input	Dedicated negative terminal clock input pins for differential clock input that can also be used for data inputs.
CLK[0,2,8,10]p/DIFFIO_RX_C[0..3]p	I/O, Clock, RX channel	These pins can be used as I/O pins, clock input pins, or the positive terminal data pins of differential receiver channels.
CLK[0,2,8,10]n/DIFFIO_RX_C[0..3]n	I/O, Clock, RX channel	These pins can be used as I/O pins, the negative terminal clock input pins for differential clock input, or the negative terminal data pins of differential receiver channels.
CLK[4-7,12-15]p	I/O, Clock	These pins can be used as I/O pins or clock input pins.
CLK[4-7,12-15]n	I/O, Clock	These pins can be used as I/O pins or negative terminal clock input pins for differential clock input.
PLL_ENA	Input	Dedicated input pin that drives the optional pllana port of all or a set of PLLs. If a PLL uses the pllana port, drive the PLL_ENA pin low to reset all PLLs including the counters to their default state. If VCCSEL = 0, then you must drive the PLL_ENA with a 3.3/2.5 V signal to enable the PLLs. If VCCSEL = 1, connect PLL_ENA to 1.8/1.5 V to enable the PLLs.
PLL5_OUT[0..1]p	I/O, Output	Optional external clock outputs [0..1] from enhanced PLL 5. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL5). When not used as PLL output, these pins can be used as I/O with single ended inputs only. They cannot be used as differential input.
PLL5_OUT[0..1]n	I/O, Output	Optional negative terminal for external clock outputs [0..1] from PLL5. If the clock outputs are single ended, then each pair of pins (i.e., PLL5_OUT0p and PLL5_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.




**Pin Information for the Stratix® II EP2S30 Device
Version 2.0**

Pin Name	Pin Type (1st, 2nd, and 3rd Function)	Pin Description
PLL6_OUT[0..1]p	I/O, Output	Optional external clock outputs [0..1] from enhanced PLL 6. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL6). When not used as PLL output, these pins can be used as I/O with single ended inputs only. They cannot be used as differential input.
PLL6_OUT[0..1]n	I/O, Output	Optional negative terminal for external clock outputs [0..1] from PLL6. If the clock outputs are single ended, then each pair of pins (i.e., PLL6_OUT0p and PLL6_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL[5..6]_FBp/OUT2p	I/O, Input, Output	These pins can be used as I/O pins, external feedback input pins or external clock outputs for PLL[5..6].
PLL[5..6]_FBn/OUT2n	I/O, Input, Output	These pins can be used as I/O pins, negative terminal input for external feedback input PLL[5..6]_FBp or negative terminal clock output pins for differential clock output.
Optional/Dual-Purpose Configuration Pins		
nCSO	I/O (non-AS mode), Output	Output control signal from the Stratix II FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO	I/O (non-AS mode), Output	Control signal from the Stratix II FPGA to the serial configuration device in AS mode used to read out configuration data.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled.
DEV_CLRn	I/O, Input	Optional pin that allows you to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed.
DEV_OE	I/O, Input	Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design.
DATA0	I/O, Input	Dual-purpose configuration data input pin. Can be used as an I/O pin after configuration is complete.
DATA[1..7]	I/O, Input	Dual-purpose configuration input data pins. These pins can be used for configuration or as regular I/O pins. These pins can also be used as user I/O pins after configuration.
DATA7	I/O, Bidirectional	In the PPA configuration scheme, the DATA7 pin presents the RDYnBSY signal after the nRS signal has been strobed low.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.
nCS, CS	I/O, Input	These are chip-select inputs that enable the Stratix II device in the passive parallel asynchronous configuration mode. Drive nCS low and CS high to target a device for configuration. If a design requires an active high enable, use the CS pin and drive the nCS pin low. If a design requires an active low enable, use the nCS pin and drive the CS pin high. Configuration will be paused when either signal is inactive. Hold the nCS and CS pins active during configuration and initialization. The design can use these pins as user I/O pins after configuration.
nRS	I/O, Input	Read strobe input pin. A low input directs the device to drive the RDYnBSY signal on the DATA7 pin. If the nRS pin is not used in PPA mode, it should be tied high. In non-PPA schemes, it functions as a user I/O during configuration, which means it is tri-stated. This pin can be used as a user I/O pin after configuration.
nWS	I/O, Input	Active-low write strobe input to latch a byte of data on the DATA pins. This pin can be used as a user I/O pin after configuration.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.
RDYnBSY	I/O, Output	Ready not busy output. A high output indicates that the target device is ready to accept another data byte. A low output indicates that the target device is not ready to receive another data byte. This pin can be used as a user I/O pin after configuration.
PGM[0..2]	I/O, Output	These output pins control one of eight pages in the memory (either flash or enhanced configuration device) when using a remote system update mode. When not using remote update or local update configuration modes, these pins are user I/O pins.
RUnLU	I/O, Input	Input that selects between remote update and local update. A logic high (1.5 V, 1.8 V, 2.5 V, 3.3 V) selects remote update and a logic low selects local update. When not using remote update or local update configuration modes, this pin is available as general-purpose user I/O pin.
Dual-Purpose Differential and External Memory Interface Pins		



Pin Information for the Stratix® II EP2S30 Device
Version 2.0

Pin Name	Pin Type (1st, 2nd, and 3rd Function)	Pin Description
DIFFIO_RX[0..57]p/n	I/O, RX channel	Dual-purpose differential receiver channels 0 to 57. These channels can be used for receiving LVDS or HyperTransport compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX[0..57]p/n	I/O, TX channel	Dual-purpose differential transmitter channels 0 to 57. These channels can be used for transmitting LVDS or HyperTransport compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DQS[T,B]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.
DQS[L,R]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins do not drive to dedicated DQS phase shift circuitry and are only used as write data strobe or write data clock.
DQSn[T,B]	I/O, DQSn	Optional complementary data strobe signal for use in QDRII SRAM. These pins drive to dedicated DQS phase shift circuitry.
DQ[T,B,L,R]	I/O, DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.
DM[L,R]	I/O, DM	Optional data mask signal for use in external memory interfacing. You can also use this pin as a DQ pin.
DQVLD[0..3][T,B]	I/O, DQVLD	Optional data valid signal for use in external memory interfacing.



Notes:

1. This is a top view of the silicon die. For flip chip packages, the die is mounted upside down in the package; therefore, to obtain the top package view, flip this diagram on its vertical axis
2. This is only a pictorial representation to provide an idea of placement on the device. Refer to the pin list and the Quartus® II software for exact locations.
3. The DQ/DQS groups depicted above are in x8/x9 mode for the top and bottom I/O banks where there is dedicated circuitry. DQ/DQS groups on the side I/O banks are not shown here. DQ/DQS support differs across the package offerings.



Pin Information for the Stratix® II EP2S30 Device Version 2.0

Version Number	Date	Changes Made
1.0	2/18/2004	Initial revision
1.1	3/31/2004	Changed pin name from CLK[10,8,2,0]p to CLK[10,8,2,0]p/DIFFIO_RX_C[3..0]p & CLK[10,8,2,0]n to CLK[10,8,2,0]n/DIFFIO_RX_C[3..0]n in Pin List
1.2	4/21/2004	Added the dual-purpose RUP[4,7] and RDN[4,7] signals to the pin list and the pin definitions sheet
1.3	7/14/2004	Added CRC_ERROR pin to pin list and pin definitions sheet
1.4	9/10/2004	Removed DQ bit indices Updated DQ and NC definitions
		File status changed to Final
1.5	6/27/2005	Updated Pin List to include DQS for x4 Updated Pin Description for VCCPD
1.6	9/28/2005	Added DQ group for non-DQS mode columns in pin list: Added footnote for pins that do not support Optional Functions (LVDS, DDR, etc) Added footnote to explain x5 Mode and x4 Mode in non-DQS Mode
1.7	2/10/2006	Added footnote to address usage of Vref pins in external memory interface usage
1.8	6/16/2006	Changed VCC_PLLx_out definitions from "This pin should be connected to the VCCIO level of bank x" to "This pin is the VCCIO pin for bank x". Added input usage informations for PLLx_OUT[0..1]p
1.9	2/13/2007	Removed redundant rows and updated the description for VCCPD8 during key programming.
2.0	6/11/2007	Added footnote for x8/x9 and x16/x18 modes on the availability of DQ group in smaller package.