

Dedicated Pin	44-Pin PLCC	44-Pin TQFP	49-Pin Ultra FineLine BGA	100-Pin TQFP	100-Pin FineLine BGA
INPUT/GCLK1	43	37	A5	87	A6
INPUT/GCLRn	1	39	A3	89	B5
INPUT/OE1	44	38	A4	88	B6
INPUT/OE2/GCLK2	2	40	B4	90	A5
TDI (1)	7	1	B1	4	A1
TMS (1)	13	7	F1	15	F3
TCK (1)	32	26	F7	62	F8
TDO (1)	38	32	B7	73	A10
GNDINT	22, 42	16, 36	B5, F4	38, 86	C3, D6, D7, E5, F6, G4, G5, H8
GNDIO	10, 30	4, 24	C2, E6	11, 26, 43, 59, 74, 95	–
VCCINT (3.3 V Only)	3, 23	17, 41	B3, E4	39, 91	D5, G6
VCCIO (2.5 V or 3.3 V)	15, 35	9, 29	C6, E2	3, 18, 34, 51, 66, 82	C8, D4, E6, F5, G7, H3
No Connect (N.C.)	–	–	–	1, 2, 5, 7, 22, 24, 27, 28, 49, 50, 53, 55, 70, 72, 77, 78	B1, B10, C1, C9, C10, D8, E3, E4, H1, H9, H10, J1, J2, J10, K1, K9
Total User I/O Pins (2)	36	36	41	68	68

LAB	MC	44-Pin PLCC	44-Pin TQFP	49-Pin Ultra FineLine BGA	100-Pin TQFP	100-Pin FineLine BGA
A	1	12	6	D2	14	F4
A	2	–	–	–	13	E2
A	3	11	5	D1	12	E1
A	4	9	3	D4	10	D2
A	5	8	2	C1	9	D1
A	6	–	–	–	8	D3
A	7	–	–	–	6	C2
A	8	7 (1)	1 (1)	B1 (1)	4 (1)	A1 (1)
A	9	–	–	B2	100	B2
A	10	–	–	–	99	A2
A	11	6	44	A1	98	A3
A	12	–	–	–	97	B3
A	13	–	–	–	96	A4
A	14	5	43	A2	94	B4
A	15	–	–	–	93	C4
A	16	4	42	C3	92	C5
B	17	21	15	G4	37	K5
B	18	–	–	E3	36	J5
B	19	20	14	G3	35	H5
B	20	19	13	F3	33	K4
B	21	18	12	G2	32	J4
B	22	–	–	G1	31	H4
B	23	–	–	–	30	J3
B	24	17	11	F2	29	K3
B	25	16	10	D3	25	K2
B	26	–	–	–	23	H2
B	27	–	–	–	21	G2
B	28	–	–	–	20	G1
B	29	–	–	–	19	G3
B	30	14	8	E1	17	F2
B	31	–	–	–	16	F1
B	32	13 (1)	7 (1)	F1 (1)	15 (1)	F3 (1)
C	33	24	18	E5	40	K6
C	34	–	–	–	41	J6
C	35	25	19	G5	42	H6
C	36	26	20	F5	44	K7
C	37	27	21	G6	45	J7
C	38	–	–	–	46	H7
C	39	–	–	G7	47	J8
C	40	28	22	F6	48	K8
C	41	29	23	D5	52	K10
C	42	–	–	–	54	J9
C	43	–	–	–	56	G9
C	44	–	–	–	57	G10
C	45	–	–	–	58	G8
C	46	31	25	E7	60	F9
C	47	–	–	–	61	F10
C	48	32 (1)	26 (1)	F7 (1)	62 (1)	F8 (1)

LAB	MC	44-Pin PLCC	44-Pin TQFP	49-Pin Ultra FineLine BGA	100-Pin TQFP	100-Pin FineLine BGA
D	49	33	27	D7	63	F7
D	50	–	–	–	64	E9
D	51	34	28	D6	65	E10
D	52	36	30	C7	67	E8
D	53	37	31	B6	68	E7
D	54	–	–	–	69	D9
D	55	–	–	–	71	D10
D	56	38 (1)	32 (1)	B7 (1)	73 (1)	A10 (1)
D	57	39	33	A7	75	B9
D	48	–	–	–	76	A9
D	59	–	–	A6	79	A8
D	60	–	–	–	80	B8
D	61	–	–	–	81	A7
D	62	40	34	C5	83	B7
D	63	–	–	–	84	C7
D	64	41	35	C4	85	C6

Notes:

- (1) This pin may function as either a JTAG port or a user I/O pin. If the device is configured to use the JTAG ports for in-system programming, this pin is not available as a user I/O pin.
- (2) The user I/O pin count includes dedicated input pins and all I/O pins.

Copyright © 1995, 1996, 1997, 1998, 1999 Altera Corporation, 101 Innovation Drive, San Jose, CA 95134, USA, all rights reserved.

By accessing this information, you agree to be bound by the terms of Altera's Legal Notice.