

Dedicated Pin	44-Pin PLCC	44-Pin TQFP	68-Pin PLCC (1)	84-Pin PLCC	100-Pin TQFP (2)	100-Pin PQFP (1)
INPUT/GCLK1	43	37	67	83	87	89
INPUT/GCLRn	1	39	1	1	89	91
INPUT/OE1	44	38	68	84	88	90
INPUT/OE2/ GCLK2 (3)	2	40	2	2	90	92
TDI (4)	7	1	12	14	4	6
TMS (4)	13	7	19	23	15	17
TCK (4)	32	26	50	62	62	64
TDO (4)	38	32	57	71	73	75
GND	10, 22, 30, 42	4, 16, 24, 36	6, 16, 26, 34, 38, 48, 58, 66	7, 19, 32, 42, 47, 59, 72, 82	38, 86, 11, 26, 43, 59, 74, 95	13, 28, 40, 45, 61, 76, 88, 97
VCCINT (5.0 V only)	3, 15, 23, 35	9, 17, 29, 41	3, 35	3, 43	39, 91	41, 93
VCCIO (3.3 V or 5.0 V)	–	–	11, 21, 31, 43, 53, 63	13, 26, 38, 53, 66, 78	3, 18, 34, 51, 66, 82	5, 20, 36, 53, 68, 84
No Connect (N.C.)	–	–	–	–	1, 2, 5, 7, 22, 24, 27, 28, 49, 50, 53, 55, 70, 72, 77, 78	1, 2, 7, 9, 24, 26, 29, 30, 51, 52, 55, 57, 72, 74, 79, 80
Total User I/O Pins (5)	36	36	52	68	68	68

LAB	MC	44-Pin PLCC	44-Pin TQFP	68-Pin PLCC (1)	84-Pin PLCC	100-Pin TQFP	100-Pin PQFP
A	1	12	6	18	22	14	16
A	2	–	–	–	21	13	15
A	3	11	5	17	20	12	14
A	4	9	3	15	18	10	12
A	5	8	2	14	17	9	11
A	6	–	–	13	16	8	10
A	7	–	–	–	15	6	8
A	8	7 (4)	1 (4)	12 (4)	14 (4)	4 (4)	6 (4)
A	9	–	–	10	12	100	4
A	10	–	–	–	11	99	3
A	11	6	44	9	10	98	100
A	12	–	–	8	9	97	99
A	13	–	–	7	8	96	98
A	14	5	43	5	6	94	96
A	15	–	–	–	5	93	95
A	16	4	42	4	4	92	94
B	17	21	15	33	41	37	39
B	18	–	–	–	40	36	38
B	19	20	14	32	39	35	37
B	20	19	13	30	37	33	35
B	21	18	12	29	36	32	34
B	22	–	–	28	35	31	33
B	23	–	–	–	34	30	32
B	24	17	11	27	33	29	31
B	25	16	10	25	31	25	27
B	26	–	–	–	30	23	25
B	27	–	–	24	29	21	23
B	28	–	–	23	28	20	22
B	29	–	–	22	27	19	21
B	30	14	8	20	25	17	19
B	31	–	–	–	24	16	18
B	32	13 (4)	7 (4)	19 (4)	23 (4)	15 (4)	17 (4)
C	33	24	18	36	44	40	42
C	34	–	–	–	45	41	43
C	35	25	19	37	46	42	44
C	36	26	20	39	48	44	46
C	37	27	21	40	49	45	47
C	38	–	–	41	50	46	48
C	39	–	–	–	51	47	49
C	40	28	22	42	52	48	50
C	41	29	23	44	54	52	54
C	42	–	–	–	55	54	56
C	43	–	–	45	56	56	58
C	44	–	–	46	57	57	59
C	45	–	–	47	58	58	60
C	46	31	25	49	60	60	62
C	47	–	–	–	61	61	63
C	48	32 (4)	26 (4)	50 (4)	62 (4)	62 (4)	64 (4)

LAB	MC	44-Pin PLCC	44-Pin TQFP	68-Pin PLCC (1)	84-Pin PLCC	100-Pin TQFP	100-Pin PQFP
D	49	33	27	51	63	63	65
D	50	–	–	–	64	64	66
D	51	34	28	52	65	65	67
D	52	36	30	54	67	67	69
D	53	37	31	55	68	68	70
D	54	–	–	56	69	69	71
D	55	–	–	–	70	71	73
D	56	38 (4)	32 (4)	57 (4)	71 (4)	73 (4)	75 (4)
D	57	39	33	59	73	75	77
D	58	–	–	–	74	76	78
D	59	–	–	60	75	79	81
D	60	–	–	61	76	80	82
D	61	–	–	62	77	81	83
D	62	40	34	64	79	83	85
D	63	–	–	–	80	84	86
D	64	41	35	65	81	85	87

Notes:

- (1) EPM7064S devices are not available in the 100-pin PQFP package or 68-pin PLCC packages.
- (2) EPM7064 devices are not available in the 100-pin TQFP package.
- (3) The GCLK2 function is available in MAX 7000S and MAX 7000E devices only.
- (4) This JTAG pin applies to MAX 7000S devices only and this pin may function as either a JTAG port or a user I/O pin. If the device is configured to use the JTAG ports for ISP, this pin is not available as a user I/O pin.
- (5) The user I/O pin count includes dedicated input pins and all I/O pins.

Copyright © 1995, 1996, 1997, 1998, 1999, 2000, 2001 Altera Corporation,
101 Innovation Drive, San Jose, CA 95134, USA, all rights reserved.

By accessing this information, you agree to be bound by the terms of Altera's Legal Notice.