



Bank Number	IO Module (Note 1)	WREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
Q1			GXB TX7n					K28	B22											
Q1			GXB TX7p					K25	B11											
Q1			GXB RX7n					L28	C24											
Q1			GXB RX7p					L27	C23											
Q1			GXB TX6n					M28	D22											
Q1			GXB TX6p					M25	D21											
Q1			GXB RX6n					N28	E24											
Q1			GXB RX6p					N27	E23											
Q1			REFCLK5p					P28	F22											
Q1			REFCLK5p					P25	F21											
Q1			REFCLK1n					R28	G24											
Q1			REFCLK1n					R27	G23											
Q1			GXB TX5n					T28	H22											
Q1			GXB TX5p					T25	H21											
Q1			GXB RX5n					U28	J24											
Q1			GXB RX5p					U27	J23											
Q1			GXB TX4n					V28	K22											
Q1			GXB TX4p					V25	K21											
Q1			GXB RX4n					W28	L24											
Q1			GXB RX4p					W27	L23											
Q1			GXB TX3n					Y28	M22	B20										
Q1			GXB TX3p					Y25	M21	B19										
Q1			GXB RX3n					AA28	N24	D20										
Q1			GXB RX3p					AA27	N23	D19										
Q1			GXB TX2n					AB28	P22	F20										
Q1			GXB TX2p					AB25	P21	F19										
Q1			GXB RX2n					AC28	R24	H20										
Q1			GXB RX2p					AC27	R23	H19										
Q1			REFCLK4n					AD28	T22	K20										
Q1			REFCLK4p					AD25	T21	K19										
Q1			REFCLK0n					AE28	U24	M20										
Q1			REFCLK0n					AE27	U23	M19										
Q1			GXB TX1n					AG27	V22	P20										
Q1			GXB TX1p					AG27	V21	P19										
Q1			GXB RX1n					AH25	W24	T20										
Q1			GXB RX1p					AH25	W23	T19										
Q1			GXB TX0n					AF24	Y22	V20										
Q1			GXB TX0p					AF24	Y21	V19										
Q1			GXB RX0n					AG23	AA24	Y17										
Q1			GXB RX0p					AG23	AA23	W17										
IC			HCNCFG		HCNCFG			AA24	Z23	AA24										
IC			CONF_DONE		CONF_DONE			AA23	W19	N17										
IC			MSELE3		MSELE3			AB24	Z20	UP6										
IC			MSELE2		MSELE2			Y24	W20	O20										
IC			MSELE1		MSELE1			Y23	V19	P17										
IC			MSELE0		MSELE0			W24	V19	R18										
IC			ASTATUS		ASTATUS			W23	U18	R18										
IC			HD_PULLUP		HD_PULLUP			AE22	U15	L17										
IC			HCE		HCE			AA22	V18	K18										
IA	VFEB3A20	IO	PLL4_CLKOUT1n					U24	V16											
IA	VFEB3A20	IO	R2ND					AB19	AB20	Y15										
IA	VFEB3A20	IO	PLL4_CLKOUT1p					V24	W16	V14										
IA	VFEB3A20	IO	R2PD					AC18	AA20	V14										
IA	BI01	VFEB3A20	IO			DIFFIO_TX_B1n	DIFFIN_B1n*	AD21	AC21	V14	DQ14B			DQ2B		DQ4B		DQ2B		DQ3B
IA	BI01	VFEB3A20	IO			DIFFIO_RX_B1n	DIFFOUT_B1n*	AC17	AD21	V13	DQ14B			DQ2B		DQ4B		DQ2B		DQ3B
IA	BI01	VFEB3A20	IO			DIFFIO_TX_B1p	DIFFIN_B1p*	AC21	AB21	V13	DQ14B			DQ2B		DQ4B		DQ2B		DQ3B
IA	BI01	VFEB3A20	IO		INIT_DONE	DIFFIO_RX_B1p	DIFFOUT_B1p	AB17	AD20	W13										
IA	BI01	VFEB3A20	IO			DIFFIO_TX_B2n	DIFFIN_B2n*	Y22	V16	U15	DQS14B			DQS3B		DQ4B		DQS3B		DQS4B
IA	BI01	VFEB3A20	IO			DIFFIO_RX_B2n	DIFFOUT_B2n	AC16	AB16	V12	DQ13B			DQ2B		DQ4B		DQ2B		DQ3B
IA	BI01	VFEB3A20	IO			DIFFIO_TX_B2p	DIFFIN_B2p*	W21	U16	U14	DQS14B			DQ2B		DQ4B/CQ4B		DQS3B		DQ3B/CQ3B
IA	BI01	VFEB3A20	IO		HCCEO	DIFFIO_RX_B2p	DIFFOUT_B2p	AB16	AA19	W12										
IA	BI01	VFEB3A20	IO			DIFFIO_TX_B3n	DIFFIN_B3n*	AD23	Y11	O20	DQS11B			DQS3B		DQS4B/DQ4B		DQS3B		DQS4B/CQ4B
IA	BI01	VFEB3A20	IO			DIFFIO_RX_B3n	DIFFOUT_B3n	AD18	AB18	V12	DQ13B			DQ2B		DQ4B		DQ2B		DQ3B
IA	BI01	VFEB3A20	IO			DIFFIO_TX_B3p	DIFFIN_B3p*	AD22	AB17	V10	DQS13B			DQS7B		DQS4B/CQ4B		DQS3B		DQS3B/CQ3B
IA	BI01	VFEB3A20	IO			DIFFIO_RX_B3p	DIFFOUT_B3p	AC18	AA18	U13										
IA	BI01	VFEB3A20	IO			DIFFIO_TX_B4n	DIFFIN_B4n*	Y20	W15	U12	DQ13B			DQ2B		DQ4B		DQ2B		DQ3B
IA	BI01	VFEB3A20	IO			DIFFIO_RX_B4n	DIFFOUT_B4n	AC23	AA15	V9	DQ13B									
IA	BI01	VFEB3A20	IO			DIFFIO_TX_B4p	DIFFIN_B4p*	Y19	V15	U11										
IA	BI01	VFEB3A20	IO			DIFFIO_RX_B4p	DIFFOUT_B4p	AC22	V15	W10	DQ13B			DQ2B		DQ4B		DQ2B		DQ3B
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B5n	DIFFIN_B5n*	AD24	AC16	M17	DQ12B									
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B5n	DIFFOUT_B5n	AE22	AC18	DQ12B										
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B5p	DIFFIN_B5p*	AC24	AC19	DQ12B										
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B5p	DIFFOUT_B5p	AE21	AC18	R16										
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B6n	DIFFIN_B6n*	V23	W23	DQS112B										
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B6n	DIFFOUT_B6n	AF20	DQ12B											
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B6p	DIFFIN_B6p*	V22	U18	V16	DQS12B									
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B6p	DIFFOUT_B6p	AE20	DQ12B											
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B7n	DIFFIN_B7n*	AF18	AC10	DQS11B										
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B7n	DIFFOUT_B7n	AF19	W18	DQ11B										
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B7p	DIFFIN_B7p*	AE18	Y18	S20	DQS11B									
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B7p	DIFFOUT_B7p	AE19												
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B8n	DIFFIN_B8n*	AA18		DQ11B										
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B8n	DIFFOUT_B8n	AF17	DQ11B											
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B8p	DIFFIN_B8p*	Y16												
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B8p	DIFFOUT_B8p	AE17	DQ11B											
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B9n	DIFFIN_B9n*	AD15	AB16											
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B9n	DIFFOUT_B9n	AF16	AD19	DQ10B										
IA	BI02	VFEB3A20	IO			DIFFIO_TX_B9p	DIFFIN_B9p*	AC15	AA15	DQ10B										
IA	BI02	VFEB3A20	IO			DIFFIO_RX_B9p	DIFFOUT_B9p	AE16	AC19	DQ10B										
IA	BI03	VFEB3A20	IO			DIFFIO_TX_B10n	DIFFIN_B10n*	AA19	W14	DQS10B										
IA	BI03	VFEB3A20	IO			DIFFIO_RX_B10n	DIFFOUT_B10n	AD18	DQ9B											
IA	BI03	VFEB3A20	IO			DIFFIO_TX_B10p	DIFFIN_B10p*	Y15	V14	DQS10B										
IA	BI03	VFEB3A20	IO			DIFFIO_RX_B10p	DIFFOUT_B10p	AG19	AD17											
IA	BI03	VFEB3A20	IO			DIFFIO_TX_B11n	DIFFIN_B11n*	AH17	AB14	DQS9B										
IA	BI03	VFEB3A20	IO			DIFFIO_RX_B11n	DIFFOUT_B11n	AH16	AC15	DQS9B										
IA	BI03	VFEB3A20	IO			DIFFIO_TX_B11p	DIFFIN_B11p*	AH16	AA14	DQS9B										
IA	BI03	VFEB3A20	IO			DIFFIO_RX_B11p	DIFFOUT_B11p	AC18	AB15	DQ9B										
IA	BI03	VFEB3A20	IO			DIFFIO_TX_B12n	DIFFIN_B12n*	AB15	W13	DQ9B										
IA	BI03	VFEB3A20	IO			DIFFIO_RX_B12n	DIFFOUT_B12n	AH15	AD16	DQ9B										
IA	BI03	VFEB3A20	IO																	



Bank number	IO Module (Note 1)	YREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with Opt I/O (Note 2)	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel (Note 2)	F700	F572	U558	Q0S for X4 for F700	D0S for X8/X9 for F700 (Note 2)	D0S for X16X18 for F700 (Note 2)	D0S for X32X36 for F700 (Note 2)	Q0S for X4 for F572	Q0S for X8/X9 for F572 (Note 2)	D0S for X16X18 for F572 (Note 2)	Q0S for X4 for U558	Q0S for X8/X9 for U558 (Note 2)	Q0S for X16X18 for U558 (Note 2)
IA	BI04	YREFBA4N0	ID			DIFFIO_RX_B14n	DIFFOUT_B14n	AH11	AD12	V6	D04B	D04B	D04B	D04B	D04B	D04B	D04B	D04B	D04B	D04B
IA	BI04	YREFBA4N0	ID			DIFFIO_TX_B14p	DIFFIN_B14p	Y13	V12	U7	D05B	D04B/CQ4B	D02B/CQ2B	D01B	D04B	D02B	D01B	D04B	D02B	D01B
IA	BI04	YREFBA4N0	ID			DIFFIO_RX_B14p	DIFFIN_B14p	AH10	AD11	W6		D04B	D04B	D04B	D04B	D04B	D04B	D04B	D04B	D04B
IA	BI04	YREFBA4N0	ID			DIFFIO_TX_B15n	DIFFIN_B15n	AH8	AB11	Y3	D05n/B	D05n/B/DQ2B	DQ1B		D05n/B	D05n/B/DQ2B	DQ1B		D05n/B	DQ2B
IA	BI04	YREFBA4N0	ID			DIFFIO_RX_B15n	DIFFOUT_B15n	AH9	AA12	V5	D07B	D04B	D02B	D01B	D03B	D02B	D01B		D03B	D02B
IA	BI04	YREFBA4N0	ID			DIFFIO_TX_B15p	DIFFIN_B15p	AH7	AA11	V2	D05B	D05B/CQ4B	D05B/CQ2B	D01B	D05B	D05B/CQ2B	D05B/CQ1B		D05B	D05B/CQ1B
IA	BI04	YREFBA4N0	ID			DIFFIO_RX_B15p	DIFFOUT_B15p	AG9	Y12	Y4										
IA	BI04	YREFBA4N0	ID			DIFFIO_TX_B16n	DIFFIN_B16n	AC14	W11	V8	D07B	D04B	D02B	D01B	D03B	D02B	D01B		D03B	D02B
IA	BI04	YREFBA4N0	ID			DIFFIO_RX_B16n	DIFFOUT_B16n	AH6	AD10	V1	D07B	D04B	D02B	D01B	D03B	D02B	D01B		D03B	D02B
IA	BI04	YREFBA4N0	ID			DIFFIO_TX_B16p	DIFFIN_B16p	AB14	V11	U9										
IA	BI04	YREFBA4N0	ID			DIFFIO_RX_B16p	DIFFOUT_B16p	AG6	AD9	W1	D07B	D04B	D02B	D01B	D03B	D02B	D01B		D03B	D02B
IA	BI05	YREFBA4N0	ID			DIFFIO_TX_B17n	DIFFIN_B17n	AH5	AD9	D06B		D03B	D02B	D01B						
IA	BI05	YREFBA4N0	ID			DIFFIO_TX_B17p	DIFFIN_B17p	AH4		D06B		D03B	D02B	D01B						
IA	BI05	YREFBA4N0	ID			DIFFIO_RX_B18n	DIFFIN_B18n	AC13		D05n/B	D03B	D03B	D02B	D01B						
IA	BI05	YREFBA4N0	ID			DIFFIO_RX_B18n	DIFFOUT_B18n	AF12		D06B	D03B	D03B	D02B	D01B						
IA	BI05	YREFBA4N0	ID			DIFFIO_TX_B18p	DIFFIN_B18p	AB13		D05B	D03B/CQ3B			D01B/CQ1B						
IA	BI05	YREFBA4N0	ID			DIFFIO_RX_B18p	DIFFOUT_B18p	AE12												
IA	BI05	YREFBA4N0	ID			DIFFIO_TX_B19n	DIFFIN_B19n	AF10		D05n/B	D03B	D03B	D02B	D01B						
IA	BI05	YREFBA4N0	ID			DIFFIO_RX_B19n	DIFFOUT_B19n	AF11												
IA	BI05	YREFBA4N0	ID			DIFFIO_TX_B19p	DIFFIN_B19p	AE10		D05B	D03B/CQ3B			D05B/B						
IA	BI05	YREFBA4N0	ID			DIFFIO_RX_B19p	DIFFOUT_B19p	AE11												
IA	BI05	YREFBA4N0	ID			DIFFIO_TX_B20n	DIFFIN_B20n	W13		D05B	D03B	D03B	D02B	D01B						
IA	BI05	YREFBA4N0	ID			DIFFIO_RX_B20n	DIFFOUT_B20n	AF9		D05B	D03B	D03B	D02B	D01B						
IA	BI05	YREFBA4N0	ID			DIFFIO_TX_B20p	DIFFIN_B20p	W12			D03B	D03B	D02B	D01B						
IA	BI05	YREFBA4N0	ID			DIFFIO_RX_B20p	DIFFOUT_B20p	AF9												
IA	BI06	YREFBA4N0	ID			DIFFIO_TX_B21n	DIFFIN_B21n	AF8	AB10	V6	D04B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_RX_B21n	DIFFOUT_B21n	AF7		W4	D04B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_TX_B21p	DIFFIN_B21p	AE8	AA10	V9	D04B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_RX_B21p	DIFFOUT_B21p	AE7	AB9	V4										
IA	BI06	YREFBA4N0	ID			DIFFIO_TX_B22n	DIFFIN_B22n	Y12	W10	R9	D05n/B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_RX_B22n	DIFFOUT_B22n	AF6	AB8	V1	D04B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_TX_B22p	DIFFIN_B22p	W11	W9	PE	D05B	D02B/CQ2B	DQ1B/CQ1B	DQ1B	DQ2B	DQ1B/CQ1B	DQ1B	DQ2B	DQ1B/CQ1B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_RX_B22p	DIFFOUT_B22p	AE5	AD7											
IA	BI06	YREFBA4N0	ID			DIFFIO_TX_B23n	DIFFIN_B23n	AD7	AE7	V3	D05n/B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_RX_B23n	DIFFOUT_B23n	AF5	AB8	U1	D03B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_TX_B23p	DIFFIN_B23p	AC12	AA7	U3	D05B	D02B/CQ2B	DQ5B/B	DQ1B	DQ5B	DQ5B/CQ1B	DQ1B	DQ5B	DQ5B/CQ1B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_RX_B23p	DIFFOUT_B23p	AE5	AA6	U2										
IA	BI06	YREFBA4N0	ID			DIFFIO_TX_B24n	DIFFIN_B24n	AC11	V9	U6	D03B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_RX_B24n	DIFFOUT_B24n	AC4	AA8	R3	D03B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI06	YREFBA4N0	ID			DIFFIO_TX_B24p	DIFFIN_B24p	AB11	U9	T7										
IA	BI06	YREFBA4N0	ID			DIFFIO_RX_B24p	DIFFOUT_B24p	AG3	AC6	P3	D03B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B25n	DIFFIN_B25n	AD6	AA9		D03B	D02B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B25n	DIFFOUT_B25n	AF4		D03B	D01B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B25p	DIFFIN_B25p	AH2		D02B										
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B25p	DIFFOUT_B25p	AE4												
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B26n	DIFFIN_B26n	AF3		D05n/B	D01B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B26n	DIFFOUT_B26n	W10		D05B	DQ1B/CQ1B			DQ1B						
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B26p	DIFFIN_B26p	AF2												
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B26p	DIFFOUT_B26p	AD6		D05n/B	DQ5B/B	DQ5B/B/DQ1B		DQ1B						
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B27n	DIFFIN_B27n	AC11		D03B	D01B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B27n	DIFFOUT_B27n	AC8		D03B	DQ5B/B	DQ5B/B/CQ1B		DQ1B						
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B27p	DIFFIN_B27p	AF1												
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B27p	DIFFOUT_B27p	AF1		DQ1B	DQ1B	DQ1B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B28n	DIFFIN_B28n	AD9		DQ1B	DQ1B	DQ1B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B28n	DIFFOUT_B28n	Y10		D03B	D01B	D01B	D01B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B28p	DIFFIN_B28p	AC9			DQ1B	DQ1B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ2B	DQ1B	DQ1B
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B28p	DIFFOUT_B28p	AC10	AA9	U4										
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B29n	DIFFIN_B29n	AD7	AB6	R4										
IA	BI07	YREFBA4N0	ID			DIFFIO_RX_B29n	DIFFOUT_B29n	AB10		T4										
IA	BI07	YREFBA4N0	ID			DIFFIO_TX_B29p	DIFFIN_B29p	AC7	AA6	P4										
SA	RI01	YREFBSA4N0	ID			DIFFIO_TX_R1n	DIFFIN_R1n	AA6	AD5	R1	DQ14R	DQ7R	DQ3R	DQ1R	DQ12R	DQ6R	DQ4R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_RX_R1n	DIFFOUT_R1n	AE4	AB5	P1	DQ14R	DQ7R	DQ3R	DQ1R	DQ12R	DQ6R	DQ4R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_TX_R1p	DIFFIN_R1p	AB7	AD4	P2	DQ14R	DQ7R	DQ3R	DQ1R	DQ12R	DQ6R	DQ4R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_RX_R1p	DIFFOUT_R1p	AC5	AA5	N1										
SA	RI01	YREFBSA4N0	ID			DIFFIO_TX_R2n	DIFFIN_R2n	W8	V7	T1	DQ5n/14R	DQ7R	DQ3R	DQ1R	DQ5n/12R	DQ6R	DQ5n/4R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_RX_R2n	DIFFOUT_R2n	AB5	V4	M1	DQ14R	DQ7R	DQ3R	DQ1R	DQ12R	DQ6R	DQ4R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_TX_R2p	DIFFIN_R2p	Y8	V6	R2	DQ514R	DQ7R/CQ7R	DQ3R	DQ1R	DQ512R	DQ6R	DQ5R/CQ6R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_RX_R2p	DIFFOUT_R2p	AB8	V6	W2										
SA	RI01	YREFBSA4N0	ID			DIFFIO_TX_R3n	DIFFIN_R3n	AC4	AB4	M4	DQ5n/13R	DQ5n/7R/DQ7R	DQ3R	DQ1R	DQ5n/11R	DQ6R	DQ5n/4R/DQ6R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_RX_R3n	DIFFOUT_R3n	Y5	V4	N3	DQ13R	DQ7R	DQ3R	DQ1R	DQ11R	DQ6R	DQ5R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_TX_R3p	DIFFIN_R3p	AB4	AA4	L5	DQ5n/13R	DQ5n/7R/CQ7R	DQ3R	DQ1R	DQ5n/11R	DQ6R	DQ5R/CQ6R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_RX_R3p	DIFFOUT_R3p	Y6	U4	M3										
SA	RI01	YREFBSA4N0	ID			DIFFIO_TX_R4n	DIFFIN_R4n	W6	U6	N4	DQ13R	DQ7R	DQ3R	DQ1R	DQ11R	DQ6R	DQ5R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_RX_R4n	DIFFOUT_R4n	AE3	AC4	L3	DQ13R	DQ7R	DQ3R	DQ1R	DQ11R	DQ6R	DQ5R	DQ2R	DQ2R	DQ2R
SA	RI01	YREFBSA4N0	ID			DIFFIO_TX_R4p	DIFFIN_R4p	V7	T6	M5										
SA	RI01	YREFBSA4N0	ID			DIFFIO_RX_R4p	DIFFOUT_R4p	AD3	AC3	L4	DQ13R	DQ7R	DQ3R	DQ1R	DQ11R	DQ6R	DQ5R	DQ2R	DQ2R	DQ2R
SA	RI02	YREFBSA4N0	ID			DIFFIO_TX_R5n	DIFFIN_R5n	AC2			DQ13R	DQ6R	DQ3R	DQ1R	DQ12R	DQ6R	DQ5R	DQ2R	DQ2R	DQ2R
SA	RI02	YREFBSA4N0	ID			DIFFIO_RX_R5n	DIFFOUT_R5n	AA3		DQ13R	DQ6R	DQ3R	DQ1R	DQ12R	DQ6R	DQ5R	DQ2R	DQ2R	DQ2R	DQ2R
SA	RI02	YREFBSA4N0	ID			DIFFIO_TX_R5p	DIFFIN_R5p	AA4			DQ12R	DQ6R	DQ3R	DQ1R	DQ12R	DQ6R	DQ5R	DQ2R	DQ2R	DQ2R
SA	RI02	YREFBSA4N0																		





Table with columns: Bank number, IO Module (Note 1), VREF, Pin Function, Optional Function, Configuration Function, Dedicated Tx/Rx Channel with DQST Rd. (Rd Note 2), Emulated LVDS Output Channel/ Dedicated LVDS Input Channel (Rd Note 2), F700, F572, U558, DQS for X4 for F780, DQS for X8/X9 for F780 (Note 3), DQS for X16X18 for F780 (Note 3), DQS for X32X36 for F780 (Note 3), DQS for X4 for F572, DQS for X8/X9 for F572 (Note 3), DQS for X16X18 for F572 (Note 3), DQS for X4 for U558, DQS for X8/X9 for U558 (Note 3), DQS for X16X18 for U558 (Note 3).



Bank number	I/O Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)	
																					R21
GND			GND																		
GND			GND					P28	N22	L18											
GND			GND					P27	N21	L19											
GND			GND					P24	N19	J19											
GND			GND					P22	M24	H18											
GND			GND					N28	M23	G20											
GND			GND					N25	M20	G19											
GND			GND					N23	L22	F18											
GND			GND					N21	L21	E20											
GND			GND					M28	L19	E19											
GND			GND					M27	R24	C20											
GND			GND					M24	R23	C19											
GND			GND					L38	K20	B18											
GND			GND					L25	J22	A20											
GND			GND					K28	L21	A19											
GND			GND					K27	H24	N13											
GND			GND					J26	H23	M8											
GND			GND					J25	G22	M12											
GND			GND					H28	G21	L9											
GND			GND					H27	P24	L13											
GND			GND					G28	F23	K2											
GND			GND					G25	E22	K14											
GND			GND					F28	L21	J9											
GND			GND					F27	G24	J13											
GND			GND					E26	D23	H8											
GND			GND					E25	C22	H2											
GND			GND					D28	C21	H12											
GND			GND					D27	B24	G11											
GND			GND					D24	B23	E5											
GND			GND					D22	A23	E11											
GND			GND					C26	AC23	E11											
GND			GND					C25	AB24	B5											
GND			GND					C24	AB23	B1											
GND			GND					C22	AB22	B11											
GND			GND					B28	AA22	M8											
GND			GND					B27	AA21	W5											
GND			GND					B25	A23	W2											
GND			GND					B23	A22	W14											
GND			GND					B22	A21	W11											
GND			GND					B21	V8	T8											
GND			GND					AH28	T5	I5											
GND			GND					AH24	V20	T2											
GND			GND					AH22	V2	T17											
GND			GND					AH20	V17	T14											
GND			GND					AG28	V14	T11											
GND			GND					AG26	V11	P12											
GND			GND					AG24	M8	M8											
GND			GND					AG22	W18	N5											
GND			GND					AG21	J8	N2											
GND			GND					AG20	J6	M15											
GND			GND					AF28	L20	N11											
GND			GND					AF27	J2	M14											
GND			GND					AE28	L17	M10											
GND			GND					AE25	L14	L15											
GND			GND					AE23	J11	K8											
GND			GND					AE28	T14	K2											
GND			GND					AE25	T12	K12											
GND			GND					AE23	T10	J15											
GND			GND					AD28	R8	J11											
GND			GND					AD27	R17	H5											
GND			GND					AC26	R15	H14											
GND			GND					AC25	R13	H10											
GND			GND					AB28	R11	E8											
GND			GND					AB27	P8	E2											
GND			GND					AA26	P6	E14											
GND			GND					AA25	P2	BB											
GND			GND					AZ7	P16	B2											
GND			GND					AG5	P14	B14											
GND			GND					A23	P12												
GND			GND					A21	N8												
GND			GND					V7	N15												
GND			GND					W8	M8												
GND			GND					W22	M14												
GND			GND					W19	L5												
GND			GND					W17	L15												
GND			GND					W15	K8												
GND			GND					V8	K12												
GND			GND					V5	J15												
GND			GND					U20	H5												
GND			GND					V2	H14												
GND			GND					V18	E8												
GND			GND					V16	E17												
GND			GND					V14	B8												
GND			GND					V12	B14												
GND			GND					V10	AC20												
GND			GND					U8	AC11												
GND			GND					U17	J17												
GND			GND					U15	BB												
GND			GND					T8	H17												
GND			GND					T20	F18												
GND			GND					T18	E2												
GND			GND					T14	BB												
GND			GND					T10	B17												
GND			GND					R18	AC2												
GND			GND					R13	AC14												
GND			GND					P18	P10												
GND			GND					P12	N17												
GND			GND					N8	N11												
GND			GND					N5	M16												
GND			GND					N19	L8												
GND			GND					N15	L17												
GND			GND					N11	L11												
GND			GND					M16	K14												
GND			GND					M12	J8												
GND			GND					L8	J11												
GND			GND					L20	H2												
GND			GND					L17	F8												
GND			GND					L11	E20												
GND			GND					H5	E11												
GND			GND					H17	B2												



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
			GND					G9	AC8											
			GND					E20	AC17											
			GND					E11	M13											
			GND					B2	M18											
			GND					AG8	M10											
			GND					AG14	L2											
			GND					AD20	L13											
			GND					AD11	K16											
			GND					AA20	K10											
			GND					AA11	J13											
			GND					U19	H20											
			GND					U15	H13											
			GND					J11	E5											
			GND					T5	E14											
			GND					T2	R20											
			GND					T16	B11											
			GND					T12	AC2											
			GND					R5												
			GND					R17												
			GND					R11												
			GND					P16												
			GND					P10												
			GND					N8												
			GND					N2												
			GND					N17												
			GND					N13												
			GND					M18												
			GND					M14												
			GND					M10												
			GND					L5												
			GND					L2												
			GND					L14												
			GND					H8												
			GND					H2												
			GND					H11												
			GND					E23												
			GND					E14												
			GND					B11												
			GND					AG17												
			GND					AG2												
			GND					AD14												
			GND					AA5												
			GND					AA14												
			GND					H20												
			GND					H14												
			GND					E5												
			GND					E17												
			GND					B5												
			GND					B14												
			GND					AG2												
			GND					AD8												
			GND					AD17												
			GND					AA8												
			GND					AA17												
			GND					E8												
			GND					E2												
			GND					B8												
			GND					B17												
			GND					AG5												
			GND					AG11												
			GND					AD2												
			GND					AB23												
			GND					AA2												
			VCC					P15	M13	L10										
			VCC					W20	U12	P11										
			VCC					W18	T9	N8										
			VCC					W15	T7	N16										
			VCC					W14	T15	N12										
			VCC					V9	T13	N10										
			VCC					V21	T11	N6										
			VCC					V19	R6	M15										
			VCC					V17	R16	M13										
			VCC					V15	R14	M11										
			VCC					V13	R12	L8										
			VCC					V11	R10	L14										
			VCC					U20	P9	L12										
			VCC					U18	P17	K9										
			VCC					U16	P15	K15										
			VCC					U14	P13	K13										
			VCC					U12	P11	K11										
			VCC					U10	N8	J8										
			VCC					T9	N18	J14										
			VCC					T19	N16	J12										
			VCC					T17	N14	J10										
			VCC					T15	N12	H8										
			VCC					T13	M9	H15										
			VCC					E11	M15	M10										
			VCC					R18	M11	H11										
			VCC					R16	L8											
			VCC					R14	L6											
			VCC					R12	L14											
			VCC					R10	L12											
			VCC					P9	L10											
			VCC					P19	K9											
			VCC					P17	K17											
			VCC					P13	K15											
			VCC					P11	K13											
			VCC					N20	K11											
			VCC					N18	J8											
			VCC					N16	J18											
			VCC					N14	J16											
			VCC					N12	J14											
			VCC					N10	J12											
			VCC					M9	J10											
			VCC					M20	M15											
			VCC					M19												
			VCC					M17												
			VCC					M15												
			VCC					M13												



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
			VCC					M11												
			VCC					L18												
			VCC					L16												
			VCC					L13												
			VCC					L12												
			VCC					L10												
			VCC					K17												
			DNU					H23	G18	F17										
			DNU					R16	N12	L11										
			DNU					F8	D6	D6										
			VCCBMT					J24	F19	F16										
			VCCA_PLL_1					G20	F19	D17										
			VCCA_PLL_2					H9	E6	D5										
			VCCA_PLL_3					Y8	Y6	U5										
			VCCA_PLL_4					AB20	W17	L17										
			VCCD_PLL_1					H21	E18	E18										
			VCCD_PLL_2					G8	P5	E6										
			VCCD_PLL_3					AA7	W5	I16										
			VCCD_PLL_4					AA21	V18	T16										
			VCCIO3A					AG16	AC16	V11										
			VCCIO3A					AD19	AA17	T12										
			VCCIO3A					AD16												
			VCCIO3C					AC20	V18	T15										
			VCCIO4A					AG7	V18	W3										
			VCCIO4A					AG13	AC7	UB										
			VCCIO4A					AG10	AC10	T3										
			VCCIO4A					AD13												
			VCCIO4A					AD10												
			VCCIO5A					I2	J2	P5										
			VCCIO5A					U2	R2											
			VCCIO5A					R2	AA2											
			VCCIO5A					AE2												
			VCCIO5A					K2	M2	H4										
			VCCIO6A					S2	J2											
			VCCIO6A					D2	F2											
			VCCIO7A					BF	C5	D8										
			VCCIO7A					B4	C5	B3										
			VCCIO7A					B10		E3										
			VCCIO8A					F18	D16	E12										
			VCCIO8A					E18	C17	C11										
			VCCIO8A					C20	C14											
			VCCIO8A					B18												
			VCCIO8C					G23	E18	E16										
			VCCPD3A					AB18	U15	R12										
			VCCPD3A					AA18												
			VCCPD3C					V21	V17	R14										
			VCCPD4A					AA13	U10	R8										
			VCCPD4A					AA12												
			VCCPD5A					U8	F8	N8										
			VCCPD5A					U7	T7											
			VCCPD6A					M8	K7	H6										
			VCCPD6A					M7	K6											
			VCCPD7A					J13	H10	F8										
			VCCPD7A					H13												
			VCCPD8A					H16	H13	F12										
			VCCPD8A					G16												
			VCCPD8C					G21	H18	F14										
3A	VREFB3AND		VREFB3AND	VREFB3AND				V17	T16	H13										
4A	VREFB4AND		VREFB4AND	VREFB4AND				AB12	V10	T9										
5A	VREFB5AND		VREFB5AND	VREFB5AND				W7	U7	R5										
6A	VREFB6AND		VREFB6AND	VREFB6AND				L9	J7	G6										
7A	VREFB7AND		VREFB7AND	VREFB7AND				H12	H12	E9										
8A	VREFB8AND		VREFB8AND	VREFB8AND				H18	G15	E13										
			NC					AF21	AD22	I18										
			NC					AF22	AC22	V18										
			NC					U21	P6											
			NC					AB8	N5											
			NC					AA9	L6											
			NC					R24	M5											
			NC					H19	W7											
			NC					AC8	V8											
			NC					T21	E18											
			NC					F19	Y7											
			NC					AB9	C18											
			NC					T23	M8											
			NC					J19	F16	I19										
			NC					F20	D17											
			NC					R7	M17											
			NC					RB												
			NC					P8												
			NC					FP												
			NC					P20												
			NC					E27												
			NC					E28												
			NC					D26												
			NC					D25												
			NC					D26												
			NC					G27												
			NC					G28												
			NC					F26												
			NC					F26												
			NC					J27												
			NC					J28												
			NC					H28												
			NC					H28												
			NC					B24												
			NC					A24												
			NC					D23												
			NC					C23												
			NC					C27												
			NC					C28												
			NC					B26												
			NC					A28												
			NC					A22												
			VCLL_GXB					R22	M19	M18										
			VCLL_GXB					P23	L20	I19										
			VCLL_GXB					P21	K19	J18										
			VCLL_GXB					N24	R20											
			VCLL_GXB					N22	P19											
			VCLL_GXB					M23	N20											



Bank number	IO Module (Note 1)	YREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F780	F572	U358	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16X18 for F780 (Note 3)	DQS for X32X36 for F780 (Note 3)	DQS for X4 for F572	DQS for X8/X9 for F572 (Note 3)	DQS for X16X18 for F572 (Note 3)	DQS for X4 for U358	DQS for X8/X9 for U358 (Note 3)	DQS for X16X18 for U358 (Note 3)
			VCCCB					Y15	U13	R11										
			VCCCB					N7	M6	K6										
			VCCCB					J15	F12	F11										
			RREFD					AH21	AC24	Y19										
			VCCA					R20	P18	P18										
			VCCA					M21	L18	S18										
			VOCH_GXB					U23	R18	T18										
			VOCH_GXB					U22	K18	D18										
			VOCH_GXB					M22												
			VOCH_GXB					L22												

Notes:

- (1) An IO module is a group of 16 IO pins.
- (2) When not used as DIFFN or DIFFIO\_TX, all pins marked with \* (DIFFIN\_#[#]p/n) can be configured as emulated LVDS output channels (DIFFOUT). Only DIFFIN pins of the same index group (e.g. DIFFIN\_B1p and DIFFIN\_B1n) can be used to form an emulated LVDS output channel.
- (3) When not used as clocks, the CO#n and DO#n pins can be used as DQ pins.






Pin Name	Pin Type (1st and 2nd Function)	Pin Description
<b>Clock and PLL Pins</b>		
CLK[4:15]	Clock, Input	Single ended clock input pin.
DIFFCLK[0:5]p	Clock, Input	Clock input pin for differential clock input. OCT Rd is not supported.
DIFFCLK[0:5]n	Clock, Input	Negative clock input for differential clock input. OCT Rd is not supported.
PLL_[1:4]_CLKOUT1p	I/O, Clock	PLL[1:4]_CLKOUT1 (except PLL1 and PLL3 in EP2AGX125 and EP2AGX260) supports 2 clock I/O pins, configured either as one single ended I/O or one differential I/O pair. PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1:4]_CLKOUT1n	I/O, Clock	
PLL_[1,3]_CLKOUT[2:3]p (Note 4)	I/O, Clock	PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1,3]_CLKOUT[2:3]n (Note 4)	I/O, Clock	
<b>Dedicated Configuration/JTAG Pins</b>		
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (nCSO, ASDO, DATA[7:0], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high (1.5V, 1.8V, 2.5V, 3.0V or 3.3V) turns off the weak pull-up, while a logic low turns them on.
MSEL[0:3]	Input	Configuration input pins that set the FPGA device configuration scheme.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration done pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
nCEO	I/O, Output (open-drain)	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
<b>Optional/Dual-Purpose Configuration Pins</b>		
nCSO	Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO	Output	Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DCLK	I/O (PS, FPP) Output (AS)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output (open-drain)	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O, Input	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed.
DEV_OE	I/O, Input	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design.
DATA0	Input	DATA[0] is a dedicated pin that is used for both the passive and active configuration modes.
DATA[1:7]	I/O, Input	Dual-purpose configuration input data pins. The DATA[0:7] pins can be used for byte-wide configuration. DATA[1:7] pins can also be used as user I/O pins after configuration, but not DATA0.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.
<b>Differential I/O Pins</b>		
DIFFIO_RX_[T,B,R][##]p, DIFFIO_RX_[T,B,R][##]n	I/O, RX channel	These are true LVDS receiver channels with OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX_[T,B,R][##]p, DIFFIO_TX_[T,B,R][##]n	I/O, TX channel	These are true LVDS transmitter channels. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used as true LVDS transmitter channels, these pins can be configured as true LVDS receiver channels without OCT Rd support (DIFFIN_[T,B,R][##][p,n]). If not used for differential signaling, these pins are available as user I/O pins.
DIFFIN_[T,B,R][##]p, DIFFIN_[T,B,R][##]n	I/O, RX channel	These are true LVDS receiver channels without OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used as true LVDS receiver channels without OCT Rd support, these pins can be configured as true LVDS transmitter channels (DIFFIO_TX_[T,B,R][##][p,n]). If not used for differential signaling, these pins are available as user I/O pin.
DIFFOUT_[##]p, DIFFOUT_[##]n	I/O, TX channel	These are emulated LVDS output channels. On I/O banks, there are true LVDS input buffers but no true LVDS output buffers. However, all column user I/Os, including I/Os with true LVDS input buffers, (DIFFIO_RX_[T,B,R][##][p,n], DIFFIN_[T,B,R][##][p,n]) can be configured as emulated LVDS output buffers. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
<b>External Memory Interface Pins</b>		
DQS[##][T,B,R]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.
DQSn[##][T,B,R] (Note 5)	I/O, DQSn	Optional complementary data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry.
DQ[##][T,B,R]	I/O, DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.
CQ[##][T,B,R]	DQS	Optional data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.
CQn[##][T,B,R] (Note 5)	DQS	Optional complementary data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.



Pin Name	Pin Type (1st and 2nd Function)	Pin Description
<b>Reference Pins</b>		
RUP[0:2]	I/O, Input	Reference pins for I/O banks. The RUP pins share the same VCCIO with the I/O bank where they are located. The external precision resistor RUP must be connected to the designated RUP pin within the bank. If not required, this pin is a regular I/O pin.
RDN[0:2]	I/O, Input	Reference pins for I/O banks. The RDN pins share the same GND with the I/O bank where they are located. The external precision resistor RDN must be connected to the designated RDN pin within the bank. If not required, this pin is a regular I/O pin.
DNU	Do Not Use	Do Not Use (DNU).
NC	No Connect	Do not drive signals into these pins.
<b>Supply Pins</b>		
VCC	Power	VCC supplies power to the core and periphery.
VCCD_PLL [1:6]	Power	Digital power for PLL[1:6]. All of these pins must be connected even if the PLL is not used
VCCCB	Power	Configuration RAM bits power supply.
VCCA_PLL [1:6]	Power	Analog power for PLL [1:6]. All of these pins must be connected even if the PLL is not used
VCCIO[3:8][A,B]	Power	These are I/O supply voltage pins for banks 3 through 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all LVDS, LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V,3.3V), HSTL(12,15,18),SSTL(15,18,2),3.0V PCI/PCI-X I/O as well as LVTTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards. VCCIO also supplies power to the input buffers used for LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.3V), 3.0V PCI/PCI-X and LVTTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards.
VCCIO[3,8]C	Power	These are configuration and JTAG supply voltage pins for banks 3C and 8C. Each bank can support a different voltage level. For AS/PP/FPP configuration schemes, VCCIO8C supports 1.8V, 2.5V, 3.0V or 3.3V. JTAG can support 1.5V, 1.8V, 2.5V, 3.0V or 3.3V.
VCCPD[3:8][A,B], VCCPD[3,8]C	Power	Dedicated power pins. This supply is used to power the I/O pre-drivers and the input buffers for HSTL/SSTL input buffers. This can be connected to 3.3V, 3.0V or 2.5V. For 3.3V I/O standard connect VCCPD to 3.3V, for 3.0V I/O standard connect VCCPD to 3.0V and for 2.5V/1.8V/1.2V I/O standards connect VCCPD to 2.5V
VCCBAT	Power	Battery back-up power supply for design security volatile key register.
GND	Ground	Device ground pins.
VREF[3:8][A,B]N0	Power	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. These pins cannot be used as regular I/Os.
<b>Transceiver Pins</b>		
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX and clocking.
VCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[0:15]p (Note 6)	Input	High speed positive differential receiver channels.
GXB_RX[0:15]n (Note 6)	Input	High speed negative differential receiver channels.
GXB_TX[0:15]p (Note 6)	Output	High speed positive differential transmitter channels.
GXB_TX[0:15]n (Note 6)	Output	High speed negative differential transmitter channels.
REFCLK[0:7]p	Input	High speed differential reference clock positive.
REFCLK[0:7]n	Input	High speed differential reference clock complement.
RREF[0:1]	Input	Reference resistor for transceiver.

**Notes:**

1. Refer to the Arria II GX Device Datasheet and Pin Connection Guidelines for the recommended operating conditions.
2. This pin definition is prepared based on the EP2AGX260.
3. Some of the pull-up /pull down resistors mentioned in the table above may not be required, depending on the exact device configuration scheme.  
The ability to NC or short them may be valuable during the debug phase, should you be required to use a different configuration scheme.  
Refer to the Configuring Arria II GX Devices chapter in the Arria II GX Device Handbook for more information.
4. PLL[1,3].CLKOUT[2..3][p,n] are only available in PLL1 and PLL3 in EP2AGX125 and EP2AGX260.
5. When not used as clocks, the CQn and DQSn pins can be used as DQ pin.
6. Transceiver signals GXB\_RX[15..0] and GXB\_TX[15..0] are device specific.



This is a top view of the silicon die that corresponds to a reverse view for flip chip packages. It is a graphical representation only.



**Pin Information for the Arria<sup>®</sup> II GX EP2AGX45 Device**  
**Version 1.1**

<b>Version Number</b>	<b>Date</b>	<b>Changes Made</b>
1.0	2/27/2009	Initial release.
1.1	5/29/2009	Added DNU in Pin List and Pin Definitions.