SCFIFO and DCFIFO Megafuntions

Altera provides FIFO functions through the parameterizable single-clock FIFO (SCFIFO) and dual-clock FIFO (DCFIFO) megafunctions. The FIFO functions are mostly applied in data buffering applications that comply with the first-in-first-out data flow in synchronous or asynchronous clock domains. The specific names of the megafunctions are as follows:

- SCFIFO: single-clock FIFO
- DCFIFO: dual-clock FIFO (supports same port widths for input and output data)
- DCFIFO_MIXED_WIDTHS: dual-clock FIFO (supports different port widths for input and output data)

In this user guide, the term “DCFIFO” refers to both the DCFIFO and DCFIFO_MIXED_WIDTHS megafunctions, unless specified.

This user guide contains the following sections:

- “Configuration Methods” on page 2
- “Specifications” on page 2
- “Parameter Specifications” on page 10
- “Functional Timing Requirements” on page 13
- “Output Status Flags and Latency” on page 15
- “Metastability Protection and Related Options” on page 17
- “Synchronous Clear and Asynchronous Clear Effect” on page 19
- “Different Input and Output Width” on page 21
- “Constraint Settings” on page 22
- “Coding Example for Manual Instantiation” on page 23
- “Design Example” on page 24

Before you configure and build the FIFO megafunction, refer to “Specifications” on page 2 and “Parameter Specifications” on page 10. The description about input ports, output ports, and parameters is important especially if you decide to manually instantiate the megafunctions.
Configuration Methods

You can configure and build the FIFO megafuctions with the following methods:

- Using the FIFO parameter editor launched from the MegaWizard™ Plug-In Manager in the Quartus® II software.

  Altera recommends using this method to build your FIFO megafuctions. It is an efficient way to configure and build the FIFO megafuctions. The FIFO parameter editor provides options that you can easily use to configure the FIFO megafuctions.

  For general information about the Quartus II MegaWizard Plug-In Manager, refer to the Megafunction Overview User Guide.

- Manually instantiating the FIFO megafuctions.

  Use this method only if you are an expert user. This method requires that you know the detailed specifications of the megafuctions. You must ensure that the input and output ports used, and the parameter values assigned are valid for the FIFO megafuction you instaniate for your target device.

  For coding examples about how to manually instantiate the FIFO megafuctions, you can refer to “Coding Example for Manual Instantiation” on page 23.

Specifications

This section describes the prototypes, component declarations, ports, and parameters of the SCFIFO and DCFIFO megafuctions. These ports and parameters are available to customize the SCFIFO and DCFIFO megafuctions according to your application.

Verilog HDL Prototype

You can locate the following Verilog HDL prototypes in the Verilog Design File (.v) 
altera_mf.v in the <Quartus II installation directory>\eda\synthesis directory.

SCFIFO

module scfifo
  #( parameter add_ram_output_register = "OFF",
    parameter allow_rwlock_cycle_when_full = "OFF",
    parameter almost_empty_value = 0,
    parameter almost_full_value = 0,
    parameter intended_device_family = "unused",
    parameter lpm_numwords = 1,
    parameter lpm_showahead = "OFF",
    parameter lpm_width = 1,
    parameter lpm_widthu = 1,
    parameter overflow_checking = "ON",
    parameter underflow_checking = "ON",
    parameter use_eab = "ON",
    parameter lpm_type = "scfifo",
    parameter lpm_hint = "unused"
  )
  ( input wire aclr,
    output wire almost_empty,
    output wire almost_full,
input wire clock,
input wire [lpm_width-1:0] data,
output wire empty,
output wire full,
output wire [lpm_width-1:0] q,
inout wire rdreq,
inout wire sclr,
output wire [lpm_width-1:0] usedw,
inout wire wrreq) /* synthesis syn_black_box=1 */;
endmodule

DCFIFO

module dcfifo_mixed_widths
#
// parameter add_ram_output_register = "OFF",
// parameter add_usedw_msb_bit = "OFF",
// parameter clocks_are_synchronized = "FALSE",
// parameter delay_rdusedw = 1,
// parameter delay_wrusedw = 1,
// parameter intended_device_family = "unused",
// parameter lpm_numwords = 1,
// parameter lpm_showahead = "OFF",
// parameter lpm_width = 1,
// parameter lpm_width_r = 0,
// parameter lpm_widthu = 1,
// parameter lpm_widthu_r = 1,
// parameter overflow_checking = "ON",
// parameter rdsync_delaypipe = 0,
// parameter underflow_checking = "ON",
// parameter use_eab = "ON",
// parameter write_aclr_synch = "OFF",
// parameter read_aclr_synch = "OFF",
// parameter wrsync_delaypipe = 0,
// parameter lpm_type = "dcfifo_mixed_widths",
// parameter lpm_hint = "unused"
//)
(input wire aclr,
input wire [lpm_width-1:0] data,
output wire [lpm_width_r-1:0] q,
input wire rdclk,
output wire rdempty,
output wire rdfull,
input wire rdreq,
output wire [lpm_widthu_r-1:0] rdusedw,
input wire wrclk,
output wire wrempty,
output wire wrfull,
input wire wrreq,
output wire [lpm_widthu-1:0] wrusedw) /* synthesis syn_black_box=1 */;
endmodule // dcfifo_mixed_widths
### VHDL Component Declaration

You can locate the following VHDL component declarations in the VHDL Design File (.vhd) `altera_mf.vhd` in the `<Quartus II installation directory>\libraries\vhdl\altera_mf` directory.

#### SCFIFO

```vhdl
component scfifo
  generic (
    add_ram_output_register: string := "OFF";
    allow_rwcycle_when_full: string := "OFF";
    almost_empty_value: natural := 0;
    almost_full_value: natural := 0;
    intended_device_family: string := "unused";
    lpm_numwords: natural;
    lpm_showahead: string := "OFF";
    lpm_width: natural;
    lpm_widthu: natural := 1;
    overflow_checking: string := "ON";
    underflow_checking: string := "ON";
    use_eab: string := "ON";
    lpm_hint: string := "UNUSED";
    lpm_type: string := "scfifo"
  );
  port(
    aclr: in std_logic := '0';
    almost_empty: out std_logic;
    almost_full: out std_logic;
    clock: in std_logic;
    data: in std_logic_vector(lpm_width-1 downto 0);
    empty: out std_logic;
    full: out std_logic;
    q : out std_logic_vector(lpm_width-1 downto 0);
    rdreq: in std_logic;
    sclr: in std_logic := '0';
    usedw: out std_logic_vector(lpm_widthu-1 downto 0);
    wrreq: in std_logic
  );
end component;
```

#### DCFIFO

```vhdl
component dcfifo_mixed_widths
  generic (
    add_ram_output_register: string := "OFF";
    add_usedw_msb_bit: string := "OFF";
    clocks_are_synchronized: string := "FALSE";
    delay_rdusedw: natural := 1;
    delay_wrusedw: natural := 1;
    intended_device_family: string := "unused";
    lpm_numwords: natural;
    lpm_showahead: string := "OFF";
    lpm_width: natural;
    lpm_width_r: natural := 0;
    lpm_widthu: natural := 1;
    lpm_widthu_r: natural := 1;
```
overflow_checking: string := "ON";
rdsync_delaypipe: natural := 0;
underflow_checking: string := "ON";
use_eab: string := "ON";
write_aclr_synch: string := "OFF";
wrsync_delaypipe: natural := 0;
read_aclr_synch: string := "OFF";
lpm_hint: string := "UNUSED";
lpm_type: string := "dcfifo_mixed_widths"
);
port(
  aclr: in std_logic := '0';
data: in std_logic_vector(lpm_width-1 downto 0);
q : out std_logic_vector(lpm_width_r-1 downto 0);
rdclk: in std_logic;
rdempty: out std_logic;
rdfull: out std_logic;
rdreq: in std_logic;
rdusedw: out std_logic_vector(lpm_width_r-1 downto 0);
wrclk: in std_logic;
wrempty: out std_logic;
wrfull: out std_logic;
wrreq: in std_logic;
wrusedw: out std_logic_vector(lpm_widthu-1 downto 0)
);
end component;

VHDL LIBRARY-USE Declaration

The VHDL LIBRARY-USE declaration is not required if you use the VHDL component declaration.

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
**Ports Specifications**

This section provides diagrams of the SCFIFO and DCFIFO blocks to help in visualizing their input and output ports. This section also describes each port in detail to help in understanding their usages, functionality, or any restrictions. For better illustrations, some descriptions might refer you to a specific section in this user guide.

Figure 1 shows the input and output ports of the SCFIFO and DCFIFO megafonctions.

**Figure 1. Input and Output Ports**

For the SCFIFO block, the read and write signals are synchronized to the same clock; for the DCFIFO block, the read and write signals are synchronized to the \textit{rdclk} and \textit{wrclk} clocks respectively. The prefixes \textit{wr} and \textit{rd} represent the signals that are synchronized by the \textit{wrclk} and \textit{rdclk} clocks respectively.
Table 1 describes the ports of the megafunctions.

The term “series” refers to all the device families of a particular device. For example, “Stratix series” refers to the Stratix®, Stratix GX, Stratix II, Stratix II GX, Stratix III, and new devices, unless specified otherwise.

Table 1. Input and Output Ports Description (Part 1 of 3)

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Required</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clock</td>
<td>Input</td>
<td>Yes</td>
<td>Positive-edge-triggered clock.</td>
</tr>
<tr>
<td>wrclock</td>
<td>Input</td>
<td>Yes</td>
<td>Use to synchronize the following ports:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- data</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- wrreq</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- wrfull</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- wrempty</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- wrusedw</td>
</tr>
<tr>
<td>rdclk</td>
<td>Input</td>
<td>Yes</td>
<td>Positive-edge-triggered clock.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Use to synchronize the following ports:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- q</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- rdreq</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- rdfull</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- rdempty</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- rdusedw</td>
</tr>
<tr>
<td>data</td>
<td>Input</td>
<td>Yes</td>
<td>Holds the data to be written in the FIFO megafunction when the wrreq signal is asserted. If you manually instantiate the FIFO megafunction, ensure the port width is equal to the lpm_width parameter.</td>
</tr>
</tbody>
</table>
### Table 1. Input and Output Ports Description (Part 2 of 3)

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Required</th>
<th>Description</th>
</tr>
</thead>
</table>
| wrreq (3) | Input | Yes | Assert this signal to request for a write operation. Ensure that the following conditions are met:  
- Do not assert the wrreq signal when the full (for SCFIFO) or wrfull (for DCFIFO) port is high. Enable the overflow protection circuitry or set the overflow_checking parameter to ON so that the FIFO megafunction can automatically disable the wrreq signal when it is full.  
- The wrreq signal must meet the functional timing requirement based on the full or wrfull signal. Refer to “Functional Timing Requirements” on page 13.  
- Do not assert the wrreq signal during the deassertion of the aclr signal. Violating this requirement creates a race condition between the falling edge of the aclr signal and the rising edge of the write clock if the wrreq port is set to high. For both the DCFIFO megafunctions that target Stratix and Cyclone series (except Stratix, Stratix GX, and Cyclone devices), you have the option to automatically add a circuit to synchronize the aclr signal with the wrclk clock, or set the write_aclr_synch parameter to ON. Use this option to ensure that the restriction is obeyed. |
| rdreq (3) | Input | Yes | Assert this signal to request for a read operation. The rdreq signal acts differently in normal mode and show-ahead mode. For more information about the two different FIFO modes, refer to the description of the lpm_showahead parameter in Table 2 on page 10. Ensure that the following conditions are met:  
- Do not assert the rdreq signal when the empty (for SCFIFO) or rdempty (for DCFIFO) port is high. Enable the underflow protection circuitry or set the underflow_checking parameter to ON so that the FIFO megafunction can automatically disable the rdreq signal when it is empty.  
- The rdreq signal must meet the functional timing requirement based on the empty or rdempty signal. Refer to “Functional Timing Requirements” on page 13. |
| sclr (1) | Input | No | Assert this signal to clear all the output status ports, but the effect on the q output may vary for different FIFO configurations. For more information about the effects on asserting the reset signals for the SCFIFO and DCFIFO, refer to Table 8 on page 19 or Table 9 on page 20 respectively. |
| aclr (3) | Input | | |
| q (3) | Output | Yes | Shows the data read from the read request operation. For the SCFIFO megafunction and DCFIFO megafunction, the width of the q port must be equal to the width of the data port. If you manually instantiate the megafunotions, ensure that the port width is equal to the lpm_width parameter. For the DCFIFO_MIXED_WIDTHS megafunction, the width of the q port can be different from the width of the data port. If you manually instantiate the megafunction, ensure that the width of the q port is equal to the lpm_width_r parameter. The megafunction supports a wide write port with a narrow read port, and vice versa. However, the width ratio is restricted by the type of RAM block, and in general, are in the power of 2. Refer to “Different Input and Output Width” on page 21. |
### Table 1. Input and Output Ports Description (Part 3 of 3)

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Required</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>full</td>
<td>Output</td>
<td>No</td>
<td>When asserted, the FIFO megafuncton is considered full. Do not perform write request operation when the FIFO megafunction is full. In general, the rdfull signal is a delayed version of the wrfull signal. However, for Stratix III devices and later, the rdfull signal function as a combinational output instead of a derived version of the wrfull signal. Therefore, you must always refer to the wrfull port to ensure whether or not a valid write request operation can be performed, regardless of the target device.</td>
</tr>
<tr>
<td>wrfull</td>
<td>Output</td>
<td>No</td>
<td>When asserted, the FIFO megafunction is considered empty. Do not perform read request operation when the FIFO megafunction is empty. In general, the wrempty signal is a delayed version of the rdempty signal. However, for Stratix III devices and later, the wrempty signal function as a combinational output instead of a derived version of the rdempty signal. Therefore, you must always refer to the rdempty port to ensure whether or not a valid read request operation can be performed, regardless of the target device.</td>
</tr>
<tr>
<td>rdempty</td>
<td>Output</td>
<td>No</td>
<td>Asserted when the usedw signal is greater than or equal to the almost_full_value parameter. It is used as an early indication of the full signal.</td>
</tr>
<tr>
<td>almost_full</td>
<td>Output</td>
<td>No</td>
<td>Asserted when the usedw signal is less than the almost_empty_value parameter. It is used as an early indication of the empty signal.</td>
</tr>
<tr>
<td>usedw</td>
<td>Output</td>
<td>No</td>
<td>Show the number of words stored in the FIFO. Ensure that the port width is equal to the lpm_widthu parameter if you manually instantiate the SCFIFO megafunction or the DCFIFO megafunction. For the DCFIFO_MIXED_WIDTH megafunction, the width of the wrusedw and rdusedw ports must be equal to the LPM_WIDTH and lpm_widthu_r parameters respectively. For Stratix, Stratix GX, and Cyclone devices, the FIFO megafunction shows full even before the number of words stored reaches its maximum value. Therefore, you must always refer to the full or wrfull port for valid write request operation, and the empty or rdempty port for valid read request operation regardless of the target device.</td>
</tr>
<tr>
<td>wrusedw</td>
<td>Output</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>rdusedw</td>
<td>Output</td>
<td>No</td>
<td></td>
</tr>
</tbody>
</table>

### Notes to Table 1:

1. Only applicable for the SCFIFO megafunction.
2. Applicable for both of the DCFIFO megafunctions.
3. Applicable for the SCFIFO, DCFIFO, and DCFIFO_MIXED_WIDTH megafunctions.
4. The values are subject to the latencies in Table 5 on page 17.

The DCFIFO megafunction rdempty output may momentarily glitch when the aclr input is asserted. To prevent an external register from capturing this glitch incorrectly, ensure that one of the following is true:

- The external register must use the same reset which is connected to the aclr input of the DCFIFO megafunction, or
- The reset connected to the aclr input of the DCFIFO megafunction must be asserted synchronous to the clock which drives the external register.
The output latency information of the FIFO megafunctons is important, especially for the \( q \) output port, because there is no output flag to indicate when the output is valid to be sampled. For more information about the output latency (including other status flags), refer to Table 3 on page 15 or Table 5 on page 17.

**Parameter Specifications**

This section describes the parameters that you can use to configure the megafunctions.

### Table 2. Parameter Specifications (Part 1 of 4)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Required</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpm_width</td>
<td>Integer</td>
<td>Yes</td>
<td>Specifies the width of the ( \text{data} ) and ( q ) ports for the SCFIFO megafunction and DCFIFO megafunction. For the DCFIFO_MIXED_WIDTHS megafunction, this parameter specifies only the width of the ( \text{data} ) port.</td>
</tr>
<tr>
<td>lpm_width_r</td>
<td>Integer</td>
<td>Yes</td>
<td>Specifies the width of the ( q ) port for the DCFIFO_MIXED_WIDTHS megafunction.</td>
</tr>
<tr>
<td>lpm_widthu</td>
<td>Integer</td>
<td>Yes</td>
<td>Specifies the width of the ( \text{usedw} ) port for the SCFIFO megafunction, or the width of the ( \text{rdusedw} ) and ( \text{wrusedw} ) ports for the DCFIFO megafunction. For the DCFIFO_MIXED_WIDTHS megafunction, it only represents the width of the ( \text{wrusedw} ) port.</td>
</tr>
<tr>
<td>lpm_widthu_r</td>
<td>Integer</td>
<td>Yes</td>
<td>Specifies the width of the ( \text{rdusedw} ) port for the DCFIFO_MIXED_WIDTHS megafunction.</td>
</tr>
<tr>
<td>lpm_numwords</td>
<td>Integer</td>
<td>Yes</td>
<td>Specifies the depths of the FIFO you require. The value must be at least 4. The value assigned must comply with this equation, ( 2^{lpm_widthu} ).</td>
</tr>
<tr>
<td>lpm_showahead</td>
<td>String</td>
<td>Yes</td>
<td>Specifies whether the FIFO is in normal mode (OFF) or show-ahead mode (ON). For normal mode, the FIFO megafunction treats the ( \text{rdreq} ) port as a normal read request that only performs read operation when the port is asserted. For show-ahead mode, the FIFO megafunction treats the ( \text{rdreq} ) port as a read-acknowledge that automatically outputs the first word of valid data in the FIFO megafunction (when the ( \text{empty} ) or ( \text{rdempty} ) port is low) without asserting the ( \text{rdreq} ) signal. Asserting the ( \text{rdreq} ) signal causes the FIFO megafunction to output the next data word, if available. If you set the parameter to ON, you may reduce performance.</td>
</tr>
<tr>
<td>lpm_type</td>
<td>String</td>
<td>No</td>
<td>Identifies the library of parameterized modules (LPM) entity name. The values are SCFIFO and DCFIFO.</td>
</tr>
<tr>
<td>maximize_speed</td>
<td>Integer</td>
<td>No</td>
<td>Specifies whether or not to optimize for area or speed. The values are 0 through 10. The values 0, 1, 2, 3, 4, and 5 result in area optimization, while the values 6, 7, 8, 9, and 10 result in speed optimization. This parameter is applicable for Cyclone II and Stratix II devices only.</td>
</tr>
<tr>
<td>Parameter</td>
<td>Type</td>
<td>Required</td>
<td>Description</td>
</tr>
<tr>
<td>-----------</td>
<td>-------</td>
<td>----------</td>
<td>-------------</td>
</tr>
<tr>
<td>overflow_checking</td>
<td>String</td>
<td>No</td>
<td>Specifies whether or not to enable the protection circuitry for overflow checking that disables the wrreq port when the FIFO megafunction is full. The values are ON or OFF. If omitted, the default is ON.</td>
</tr>
<tr>
<td>underflow_checking</td>
<td>String</td>
<td>No</td>
<td>Specifies whether or not to enable the protection circuitry for underflow checking that disables the rdreq port when the FIFO megafunction is empty. The values are ON or OFF. If omitted, the default is ON. Note that reading from an empty SCFIFO gives unpredictable results.</td>
</tr>
<tr>
<td>delay_rdusedw (2) delay_wrusedw (2)</td>
<td>String</td>
<td>No</td>
<td>Specify the number of register stages that you want to internally add to the rdusedw or wrusedw port using the respective parameter. The default value of 1 adds a single register stage to the output to improve its performance. Increasing the value of the parameter does not increase the maximum system speed. It only adds additional latency to the respective output port.</td>
</tr>
<tr>
<td>add_usedw_msb_bit (2)</td>
<td>String</td>
<td>No</td>
<td>Increases the width of the rdusedw and wrusedw ports by one bit. By increasing the width, it prevents the FIFO megafunction from rolling over to zero when it is full. The values are ON or OFF. If omitted, the default value is OFF. This parameter is only applicable for Stratix and Cyclone series (except for Stratix, Stratix GX, and Cyclone devices).</td>
</tr>
<tr>
<td>rdsync_delaypipe (2) wrsync_delaypipe (2)</td>
<td>Integer</td>
<td>No</td>
<td>Specify the number of synchronization stages in the cross clock domain. The value of the rdsync_delaypipe parameter relates the synchronization stages from the write control logic to the read control logic; the wrsync_delaypipe parameter relates the synchronization stages from the read control logic to the write control logic. Use these parameters to set the number of synchronization stages if the clocks are not synchronized, and set the clocks_are_synchronized parameter to FALSE. The actual synchronization stage implemented relates variously to the parameter value assigned, depends on the target device. For Cyclone II and Stratix II devices and later, the values of these parameters are internally reduced by two. Thus, the default value of 3 for these parameters corresponds to a single synchronization stage; a value of 4 results in two synchronization stages, and so on. For these devices, choose at least 4 (two synchronization stages) for metastability protection. Refer to “Metastability Protection and Related Options” on page 17.</td>
</tr>
</tbody>
</table>
### Table 2. Parameter Specifications (Part 3 of 4)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Required</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>use_eab</td>
<td>String</td>
<td>No</td>
<td>Specifies whether or not the FIFO megafunction is constructed using the RAM blocks. The values are <strong>ON</strong> or <strong>OFF</strong>. Setting this parameter value to <strong>OFF</strong> yields the FIFO megafuction implemented in logic elements regardless of the type of the TriMatrix memory block type assigned to the <code>ram_block_type</code> parameter.</td>
</tr>
<tr>
<td>write_aclr_synch</td>
<td>String</td>
<td>No</td>
<td>Specifies whether or not to add a circuit that causes the aclr port to be internally synchronized by the wrclk clock. Adding the circuit prevents the race condition between the wrreq and aclr ports that could corrupt the FIFO megafuction. The values are <strong>ON</strong> or <strong>OFF</strong>. If omitted, the default value is <strong>OFF</strong>. This parameter is only applicable for Stratix and Cyclone series (except for Stratix, Stratix GX, and Cyclone devices).</td>
</tr>
<tr>
<td>read_aclr_synch</td>
<td>String</td>
<td>No</td>
<td>Specifies whether or not to add a circuit that causes the aclr port to be internally synchronized by the rdclk clock. Adding the circuit prevents the race condition between the rdreq and aclr ports that could corrupt the FIFO megafuction. The values are <strong>ON</strong> or <strong>OFF</strong>. If omitted, the default value is <strong>OFF</strong>. This parameter is only applicable for families beginning from Stratix III series.</td>
</tr>
<tr>
<td>clocks_are_synchronized</td>
<td>String</td>
<td>No</td>
<td>Specifies whether or not the write and read clocks are synchronized which in turn determines the number of internal synchronization stages added for stable operation of the FIFO. The values are <strong>TRUE</strong> and <strong>FALSE</strong>. If omitted, the default value is <strong>FALSE</strong>. You must only set the parameter to <strong>TRUE</strong> if the write clock and the read clock are always synchronized and they are multiples of each other. Otherwise, set this to <strong>FALSE</strong> to avoid metastability problems. If the clocks are not synchronized, set the parameter to <strong>FALSE</strong>, and use the rdsync_delaypipe and wrsync_delaypipe parameters to determine the number of synchronization stages required.</td>
</tr>
<tr>
<td>ram_block_type</td>
<td>String</td>
<td>No</td>
<td>Specifies the target device's TriMatrix Memory Block to be used. To get the proper implementation based on the RAM configuration that you set, allow the Quartus II software to automatically choose the memory type by ignoring this parameter and set the use_eab parameter to <strong>ON</strong>. This gives the compiler the flexibility to place the memory function in any available memory resource based on the FIFO depth required.</td>
</tr>
</tbody>
</table>
The wrreq signal is ignored (when FIFO is full) if you enable the overflow protection circuitry in the FIFO parameter editor, or set the OVERFLOW_CHECKING parameter to ON. The rdreq signal is ignored (when FIFO is empty) if you enable the underflow protection circuitry in the FIFO MegaWizard interface, or set the UNDERFLOW_CHECKING parameter to ON.

If the protection circuitry is not enabled, you must meet the following functional timing requirements:

- **DCFIFO**
  - Deassert the wrreq signal in the same clock cycle when the wrfull signal is asserted.
  - Deassert the rdreq signal in the same clock cycle when the rdempty signal is asserted.

You must observe these requirements regardless of expected behavior based on wrclk and rdclk frequencies.

### Notes to Table 2:
(1) Only applicable for the DCFIFO_MIXED_WIDTHS megafunction.
(2) Only applicable for the DCFIFO.
(3) Only applicable for the SCFIFO megafunction.
SCFIFO

- Deassert the \texttt{wrreq} signal in the same clock cycle when the \texttt{full} signal is asserted.
- Deassert the \texttt{rdreq} signal in the same clock cycle when the \texttt{empty} signal is asserted.

Figure 2 shows the behavior for the \texttt{wrreq} and the \texttt{wrfull} signals.

Figure 2. Functional Timing for the \texttt{wrreq} Signal and the \texttt{wrfull} Signal

Figure 3 shows the behavior for the \texttt{rdreq} and the \texttt{rdempty} signals.

Figure 3. Functional Timing for the \texttt{rdreq} Signal and the \texttt{rdempty} Signal

The required functional timing for the DCFIFO as described previously is also applied to the SCFIFO. The difference between the two modes is that for the SCFIFO, the \texttt{wrreq} signal must meet the functional timing requirement based on the \texttt{full} signal and the \texttt{rdreq} signal must meet the functional timing requirement based on the \texttt{empty} signal.
Output Status Flags and Latency

The main concern in most FIFO design is the output latency of the read and write status signals. Table 3 shows the output latency of the write signal (wrreq) and read signal (rdreq) for the SCFIFO according to the different output modes and optimization options.

Table 3. Output Latency of the Status Flags for SCFIFO

<table>
<thead>
<tr>
<th>Output Mode</th>
<th>Optimization Option (1)</th>
<th>Output Latency (in number of clock cycles) (2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal (3)</td>
<td>Speed</td>
<td>wrreq / rdreq to full: 1&lt;br&gt;wrreq to empty: 2&lt;br&gt;rdreq to empty: 1&lt;br&gt;wrreq / rdreq to usedw[]: 1&lt;br&gt;rdreq to q[]: 1</td>
</tr>
<tr>
<td></td>
<td>Area</td>
<td>wrreq / rdreq to full: 1&lt;br&gt;wrreq / rdreq to empty: 1&lt;br&gt;wrreq / rdreq to usedw[]: 1&lt;br&gt;rdreq to q[]: 1</td>
</tr>
<tr>
<td>Show-ahead (3)</td>
<td>Speed</td>
<td>wrreq / rdreq to full: 1&lt;br&gt;wrreq to empty: 3&lt;br&gt;rdreq to empty: 1&lt;br&gt;wrreq / rdreq to usedw[]: 1&lt;br&gt;wrreq to q[]: 3&lt;br&gt;rdreq to q[]: 1</td>
</tr>
<tr>
<td></td>
<td>Area</td>
<td>wrreq / rdreq to full: 1&lt;br&gt;wrreq to empty: 2&lt;br&gt;rdreq to empty: 1&lt;br&gt;wrreq / rdreq to usedw[]: 1&lt;br&gt;wrreq to q[]: 2&lt;br&gt;rdreq to q[]: 1</td>
</tr>
</tbody>
</table>

Notes to Table 3:

(1) Speed optimization is equivalent to setting the ADD_RAM_OUTPUT_REGISTER parameter to ON. Setting the parameter to OFF is equivalent to area optimization.

(2) The information of the output latency is applicable for Stratix and Cyclone series only. It may not be applicable for legacy devices such as the APEX® and FLEX® series.

(3) For the Quartus II software versions earlier than 9.0, the normal output mode is called legacy output mode. Normal output mode is equivalent to setting the LPM_SHOWAHEAD parameter to OFF. For Show-ahead mode, the parameter is set to ON.
### Table 4. LE Implemented RAM Mode for SCFIFO and DCFIFO

<table>
<thead>
<tr>
<th>Output Mode</th>
<th>Optimization Option</th>
<th>Output Latency (in number of clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal (3)</td>
<td>Speed</td>
<td>wrreq / rdreq to full: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wrreq to empty: 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rdreq to empty: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wrreq / rdreq to usedw[]: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rdreq to q[]: 1</td>
</tr>
<tr>
<td>Show-ahead</td>
<td>Speed</td>
<td>wrreq / rdreq to full: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wrreq to empty: 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rdreq to empty: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wrreq / rdreq to usedw[]: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wrreq to q[]: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rdreq to q[]: 1</td>
</tr>
<tr>
<td></td>
<td>Area</td>
<td>wrreq / rdreq to full: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wrreq to empty: 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rdreq to empty: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wrreq / rdreq to usedw[]: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rdreq to q[]: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>wrreq to q[]: 1</td>
</tr>
</tbody>
</table>

**Notes to Table 3:**

1. Speed optimization is equivalent to setting the ADD_RAM_OUTPUT_REGISTER parameter to ON. Setting the parameter to OFF is equivalent to area optimization.
2. The information of the output latency is applicable for Stratix and Cyclone series only. It may not be applicable for legacy devices such as the APEX® and FLEX® series.
3. For the Quartus II software versions earlier than 9.0, the normal output mode is called legacy output mode. Normal output mode is equivalent to setting the LPM_SHOWAHEAD parameter to OFF. For Show-ahead mode, the parameter is set to ON.
Table 5 shows the output latency of the write signal (wrreq) and read signal (rdreq) for the DCFIFO.

### Table 5. Output Latency of the Status Flag for the DCFIFO (1)

<table>
<thead>
<tr>
<th>Output Latency (in number of clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>wrreq to wrfull: 1 wrclk</td>
</tr>
<tr>
<td>wrreq to rdfull: 2 wrclk cycles + following n rdclk (2)</td>
</tr>
<tr>
<td>wrreq to wrempty: 1 wrclk</td>
</tr>
<tr>
<td>wrreq to rdempty: 2 wrclk (4) + following n rdclk (2)</td>
</tr>
<tr>
<td>wrreq to wrusedw[]: 2 wrclk</td>
</tr>
<tr>
<td>wrreq to rdusedw[]: 2 wrclk + following n + 1 rdclk (2)</td>
</tr>
<tr>
<td>wrreq to q[]: 1 wrclk + following 1 rdclk (4)</td>
</tr>
<tr>
<td>rdreq to rdempty: 1 rdclk</td>
</tr>
<tr>
<td>rdreq to wrempty: 1 rdclk + following n wrclk (2)</td>
</tr>
<tr>
<td>rdreq to rfull: 1 rdclk</td>
</tr>
<tr>
<td>rdreq to wrfull: 1 rdclk + following n wrclk (2)</td>
</tr>
<tr>
<td>rdreq to rdusedw[]: 2 rdclk</td>
</tr>
<tr>
<td>rdreq to wrusedw[]: 1 rdclk + following n + 1 wrclk (2)</td>
</tr>
<tr>
<td>rdreq to q[]: 1 rdclk</td>
</tr>
</tbody>
</table>

**Notes to Table 5:**

1. The output latency information is only applicable for Arria® GX, Stratix, and Cyclone series (except for Stratix, Stratix GX, Hardcopy® Stratix, and Cyclone devices). It might not be applicable for legacy devices, such as APEX and FLEX series of devices.

2. The number of $n$ cycles for rdclk and wrclk is equivalent to the number of synchronization stages and are related to the WSYNC_DELAYPIPE and RDSYNC_DELAYPIPE parameters. For more information about how the actual synchronization stage ($n$) is related to the parameters set for different target device, refer to Table 7 on page 18.

3. You must keep the wrclk running for at least one cycle after the wrreq signal goes low. Otherwise, the last word written does not appear at the output. This is because rdempty goes high when the second-to-last word is displayed at the output due to address counters not propagating from the wrclk side to the rdclk side.

4. This is applied only to Show-ahead output modes. Show-ahead output mode is equivalent to setting the LPM_SHOWAHEAD parameter to ON.

## Metastability Protection and Related Options

The FIFO parameter editor provides the total latency, clock synchronization, metastability protection, area, and fMAX options as a group setting for the DCFIFO.

Table 6 shows the available group setting.

### Table 6. DCFIFO Group Setting for Latency and Related Options

<table>
<thead>
<tr>
<th>Group Setting</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lowest latency but requires synchronized clocks</td>
<td>This option uses one synchronization stage with no metastability protection. It uses the smallest size and provides good $f_{MAX}$. Select this option if the read and write clocks are related clocks.</td>
</tr>
<tr>
<td>Minimal setting for unsynchronized clocks</td>
<td>This option uses two synchronization stages with good metastability protection. It uses the medium size and provides good $f_{MAX}$.</td>
</tr>
<tr>
<td>Best metastability protection, best $f_{max}$ and unsynchronized clocks</td>
<td>This option uses three or more synchronization stages with the best metastability protection. It uses the largest size but gives the best $f_{MAX}$.</td>
</tr>
</tbody>
</table>
The group setting for latency and related options is available through the FIFO parameter editor. The setting mainly determines the number of synchronization stages, depending on the group setting you select. You can also set the number of synchronization stages you desire through the \texttt{WRSYNC\_DELAYPIPE} and \texttt{RDSYNC\_DELAYPIPE} parameters, but you must understand how the actual number of synchronization stages relates to the parameter values set in different target devices.

The number of synchronization stages set is related to the value of the \texttt{WRSYNC\_DELAYPIPE} and \texttt{RDSYNC\_DELAYPIPE} pipeline parameters. For some cases, these pipeline parameters are internally scaled down by two to reflect the actual synchronization stage.

Table 7 shows the relationship between the actual synchronization stage and the pipeline parameters.

<table>
<thead>
<tr>
<th>Stratix II, Cyclone II, and later</th>
<th>Stratix and Cyclone Devices in Low-Latency Version (1)</th>
<th>Other Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>Actual synchronization stage = value of pipeline parameter - 2 (2)</td>
<td>Actual synchronization stage = value of pipeline parameter</td>
<td></td>
</tr>
</tbody>
</table>

**Notes to Table 7:**

1. You can obtain the low-latency of the DCFIFO (for Stratix, Stratix GX, and Cyclone devices) when the clocks are not set to synchronized in Show-ahead mode with unregistered output in the FIFO parameter editor. The corresponding parameter settings for the low-latency version are \texttt{ADD\_RAM\_OUTPUT\_REGISTER=OFF}, \texttt{LPM\_SHOWAHEAD=ON}, and \texttt{CLOCKS\_ARE\_SYNCHRONIZED=FALSE}. These parameter settings are only applicable to Stratix, Stratix GX, and Cyclone devices.

2. The values assigned to \texttt{WRSYNC\_DELAYPIPE} and \texttt{RDSYNC\_DELAYPIPE} parameters are internally reduced by 2 to represent the actual synchronization stage implemented. Thus, the default value 3 for these parameters corresponds to a single synchronization pipe stage; a value of 4 results in 2 synchronization stages, and so on. For these devices, choose 4 (2 synchronization stages) for metastability protection.

The TimeQuest timing analyzer includes the capability to estimate the robustness of asynchronous transfers in your design, and to generate a report that details the mean time between failures (MTBF) for all detected synchronization register chains. This report includes the MTBF analysis on the synchronization pipeline you applied between the asynchronous clock domains in your DCFIFO. You can then decide the number of synchronization stages to use in order to meet the range of the MTBF specification you require.

For more information about enabling metastability analysis and reporting metastability in the TimeQuest timing analyzer, refer to \textit{Area and Timing Optimization} chapter in volume 2, and \textit{Quartus II TimeQuest Timing Analyzer} chapter in volume 3 of the \textit{Quartus II Handbook}.
Synchronous Clear and Asynchronous Clear Effect

The FIFO megafunctions support the synchronous clear (sclr) and asynchronous clear (aclr) signals, depending on the FIFO modes. The effects of these signals are varied for different FIFO configurations. The SCFIFO supports both synchronous and asynchronous clear signals while the DCFIFO support asynchronous clear signal and asynchronous clear signal that synchronized with the write and read clocks.

Table 8 shows the synchronous clear and asynchronous clear signals supported in the SCFIFO.

Table 8. Synchronous Clear and Asynchronous Clear in the SCFIFO

<table>
<thead>
<tr>
<th>Mode</th>
<th>Synchronous Clear (sclr)</th>
<th>Asynchronous Clear (aclr)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Effects on status ports</td>
<td>Deasserts the full and almost_full signals.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Asserts the empty and almost_empty signals.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Resets the usedw flag.</td>
<td></td>
</tr>
<tr>
<td>Commencement of effects upon assertion</td>
<td>At the rising edge of the clock.</td>
<td>Immediate (except for the q output)</td>
</tr>
<tr>
<td>Effects on the q output for normal output modes</td>
<td>The read pointer is reset and points to the first data location. If the q output is not registered, the output shows the first data word of the SCFIFO; otherwise, the q output remains at its previous value.</td>
<td>The q output remains at its previous value.</td>
</tr>
<tr>
<td>Effects on the q output for show-ahead output modes</td>
<td>The read pointer is reset and points to the first data location. If the q output is not registered, the output remains at its previous value for only one clock cycle and shows the first data word of the SCFIFO at the next rising clock edge. (2) Otherwise, the q output remains its previous value.</td>
<td>If the q output is not registered, the output shows the first data word of the SCFIFO starting at the first rising clock edge. (2) Otherwise, the q output remains its previous value.</td>
</tr>
</tbody>
</table>

Notes to Table 8:
(1) The read and write pointers reset to zero upon assertion of either the sclr or aclr signal.
(2) The first data word shown after the reset is not a valid Show-ahead data. It reflects the data where the read pointer is pointing to because the q output is not registered. To obtain a valid Show-ahead data, perform a valid write after the reset.
Table 9 shows the asynchronous clear supported by the DCFIFO.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Asynchronous Clear (aclr)</th>
<th>aclr (synchronize with write clock) (^{(1), (2)})</th>
<th>aclr (synchronize with read clock) (^{(3), (4)})</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>The wrfull signal is asserted while the write domain is clearing which nominally takes three cycles of the write clock after the asynchronous release of the aclr input.</td>
<td>The rdempty signal is asserted while the read domain is clearing which nominally takes three cycles of the read clock after the asynchronous release of the aclr input.</td>
</tr>
<tr>
<td>Effects on status ports</td>
<td>Deasserts the wrfull signal.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Deasserts the rdfull signal.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Asserts the wrempty and rdempty signals.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Resets the wrusedw and rdusedw flags.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Commencement of effects upon assertion</td>
<td>Immediate.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Effects on the ( q ) output for normal output modes (^{(5)})</td>
<td>The output remains unchanged if it is not registered. If the port is registered, it is cleared.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Effect on the ( q ) output for show-ahead output modes (^{(5)})</td>
<td>The output shows ‘X’ if it is not registered. If the port is registered, it is cleared.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Effect of aclr on wrfull</td>
<td>Deasserts the wrfull signal.</td>
<td>With aclr not synchronized with write clock, wrfull is deasserted immediately when aclr is asserted.</td>
<td>With aclr synchronized with write clock, wrfull is held high for two rising edges of write clock after aclr is deasserted.</td>
</tr>
</tbody>
</table>

Notes to Table 9:

1. The wrreq signal must be low when the DCFIFO comes out of reset (the instant when the aclr signal is deasserted) at the rising edge of the write clock to avoid a race condition between write and reset. If this condition cannot be guaranteed in your design, the aclr signal needs to be synchronized with the write clock. This can be done by setting the Add circuit to synchronize ‘aclr’ input with ‘wrclk’ option from the FIFO parameter editor, or setting the WRITE_ACLR_SYNCH parameter to ON.

2. Even though the aclr signal is synchronized with the write clock, asserting the aclr signal still affects all the status flags asynchronously.

3. The rdreq signal must be low when the DCFIFO comes out of reset (the instant when the aclr signal is deasserted) at the rising edge of the read clock to avoid a race condition between read and reset. If this condition cannot be guaranteed in your design, the aclr signal needs to be synchronized with the read clock. This can be done by setting the Add circuit to synchronize ‘aclr’ input with ‘rdclk’ option from the FIFO parameter editor, or setting the READ_ACLR_SYNCH parameter to ON.

4. Even though the aclr signal is synchronized with the read clock, asserting the aclr signal affects all the status flags asynchronously.

5. For Stratix and Cyclone series (except Stratix, Stratix GX, and Cyclone devices), the DCFIFO only supports registered \( q \) output in Normal mode, and unregistered \( q \) output in Show-ahead mode. For other devices, you have an option to register or unregister the \( q \) output (regardless of the Normal mode or Show-ahead mode) in the FIFO parameter editor or set through the ADD_RAM_OUTPUT_REGISTER parameter.

You can ignore any recovery and removal violations reported in the TimeQuest timing analyzer that represent transfers from the aclr to the read side clock domain.

For correct timing analysis, Altera recommends enabling the Removal and Recovery Analysis option in the TimeQuest timing analyzer tool when you use the aclr signal. The analysis is turned on by default in the TimeQuest timing analyzer tool.
Different Input and Output Width

The DCFIFO_MIXED_WIDTHS megafunction supports different write input data and read output data widths if the width ratio is valid. The FIFO parameter editor prompts an error message if the combinations of the input and the output data widths produce an invalid ratio. The supported width ratio in a power of 2 and depends on the RAM.

The megafunction supports a wide write port with a narrow read port, and vice versa. Figure 4 shows an example of a wide write port (16-bit input) and a narrow read port (8-bit output).

Figure 4. Writing 16-bit Words and Reading 8-bit Words

In this example, the read port is operating at twice the frequency of the write port. Writing two 16-bit words to the FIFO buffer increases the \texttt{wrusedw} flag to two and the \texttt{rusedw} flag to four. Four 8-bit read operations empty the FIFO buffer. The read begins with the least-significant 8 bits from the 16-bit word written followed by the most-significant 8 bits.

Figure 5 shows an example of a narrow write port (8-bit input) with a wide read port (16-bit output).

Figure 5. Writing 8-Bit Words and Reading 16-Bit Words
In this example, the read port is operating at half the frequency of the write port. Writing four 8-bit words to the FIFO buffer increases the \texttt{wrusedw} flag to four and the \texttt{rusedw} flag to two. Two 16-bit read operations empty the FIFO. The first and second 8-bit word written are equivalent to the LSB and MSB of the 16-bit output words, respectively. The \texttt{rdempty} signal stays asserted until enough words are written on the narrow write port to fill an entire word on the wide read port.

### Constraint Settings

When using the Quartus II TimeQuest timing analyzer with a design that contains a DCFIFO block apply the following false paths to avoid timing failures in the synchronization registers:

- For paths crossing from the write into the read domain, apply a false path assignment between the \texttt{delayed_wrptr\_g} and \texttt{rs\_dgwp} registers:
  
  ```
  set_false_path -from [get_registers {*dcfifo*delayed_wrptr\_g[*]}] -to [get_registers {*dcfifo*rs\_dgwp}]
  ```

- For paths crossing from the read into the write domain, apply a false path assignment between the \texttt{rdptr\_g} and \texttt{ws\_dgrp} registers:
  
  ```
  set_false_path -from [get_registers {*dcfifo*rdptr\_g[*]}] -to [get_registers {*dcfifo*ws\_dgrp}]
  ```

In the Quartus II software version 8.1 and later, the false path assignments are automatically added through the HDL-embedded Synopsis design constraint (SDC) commands when you compile your design. The related message is shown under the TimeQuest timing analyzer report.

The constraints are internally applied but are not written to the Synopsis Design Constraint File (.sdc). To view the embedded-false path, type \texttt{report\_sdc} in the console pane of the TimeQuest timing analyzer GUI.

If you use the Quartus II Classic timing analyzer, the false paths are applied automatically for the DCFIFO.

If the DCFIFO is implemented in logic elements (LEs), you can ignore the cross-domain timing violations from the data path of the DFFE array (that makes up the memory block) to the \texttt{q} output register. To ensure the \texttt{q} output is valid, sample the output only after the \texttt{rdempty} signal is deasserted.

For more information about setting the timing constraint, refer to the \textit{Quartus II TimeQuest Timing Analyzer} chapter in volume 3 of the \textit{Quartus II Handbook}. 
Coding Example for Manual Instantiation

This section provides a Verilog HDL coding example to instantiate the DCFIFO megafunction. It is not a complete coding for you to compile, but it provides a guideline and some comments for the required structure of the instantiation. You can use the same structure to instantiate other megafunctions but only with the ports and parameters that are applicable to the megafunctions you instantiated.

Example 1. Verilog HDL Coding Example to Instantiate the DCFIFO Megafunction

```verilog
//module declaration
module dcfifo8x32 (aclr, data, .... ,wfull);

//Module's port declarations
input aclr;
input [31:0] data;
.
.
output wrfull;

//Module's data type declarations and assignments
wire rdempty_w;
.
.
wire wrfull = wrfull_w; 
wire [31:0] q = q_w;

/*Instantiates dcfifo megafunction. Must declare all the ports available from the 
 megafunction and define the connection to the module's ports. 
Refer to the ports specification from the user guide for more information about the 
 megafunction's ports*/

//syntax: <megafunction's name> <given an instance name> 
dcfifo inst1 ( 

//syntax: .<dcfifo's megafunction's port>(<module's port/wire>)
.wrclk (wrclk),
.rdclk (rdreq),
.
.
.wrusedw (); //left the output open if it's not used

/*Start with the keyword "defparam", defines the parameters and value assignments. Refer to 
parameters specifications from the user guide for more information about the megafunction's 
parameters*/
defparam

//syntax: <instance name>.<parameter> = <value> 
inst1.intended_device_family = "Stratix III",
inst1.lpm_numwords = 8,
.
.
inst1.wrsync_delaypipe = 4;

endmodule
```
Design Example

In this design example, the data from the ROM is required to be transferred to the RAM. Assuming the ROM and RAM are driven by non-related clocks, you can use the DCFIFO to transfer the data between the asynchronous clock domains effectively. Figure 6 shows the component blocks and their signal interactions.

Figure 6. Component Blocks and Signal Interaction

Both the DCFIFO megafunctions are only capable of handling asynchronous data transferring issues (metastable effects). You must have a controller to govern and monitor the data buffering process between the ROM, DCFIFO, and RAM. This design example provides you the write control logic (write_control_logic.v), and the read control logic (read_control_logic.v) which are compiled with the DCFIFO specifications that control the valid write or read request to or from the DCFIFO.

This design example is validated with its functional behavior, but without timing analysis and gate-level simulation. The design coding such as the state machine for the write and read controllers may not be optimized. The intention of this design example is to show the use the megafuction, particularly on its control signal in data buffering application, rather than the design coding and verification processes.

To obtain the DCFIFO settings in this design example, refer to the parameter settings from the design file (dcfifo8x32.v). You can get all the design files including the testbench from the dcfifo_example.zip file from the Documentation: User Guides page on the Altera website. The zip file also includes the .do script (dcfifo_de_top.do) that automates functional simulation that you can use to run the simulation using the ModelSim®-Altera software.

The following sections include separate simulation waveforms to describe how the write and read control logics generate the control signal with respect to the signal received from the DCFIFO.
For better understanding, refer to the signal names in Figure 6 on page 24 when you go through the descriptions for the simulation waveforms.

Figure 7. Initial Write Operation to the DCFIFO Megafunction

Notes to Figure 7:

1. Before reaching 10 ns, the reset signal is high and causes the write controller to be in the IDLE state. In the IDLE state, the write controller drives the fifo_wrreq signal to low, and requests the data to be read from rom_addr=00. The ROM is configured to have an unregistered output, so that the rom_out signal immediately shows the data from the rom_addr signal regardless of the reset. This shortens the latency because the rom_out signal is connected directly to the fifo_in signal, which is a registered input port in the DCFIFO. In this case, the data (00000001) is always stable and pending to be written into the DCFIFO when fifo_wrreq signal is high during the WRITE state.

2. The write controller transitions from the IDLE state to the WRITE state if the fifo_wrfull signal is low after the reset signal is deasserted. In the WRITE state, the write controller drives the fifo_wrreq signal to high, and requests for write operation to the DCFIFO. The rom_addr signal is unchanged (00) so the data is stable for at least one clock cycle before the DCFIFO actually writes in the data at the next rising clock edge.

3. The write controller transitions from the WRITE state to the INCADR state, if the rom_addr signal has not yet increased to ff (that is, the last data from the ROM has not been read out). In the INDADR state, the write controller drives the fifo_wrreq signal to low, and increases the rom_addr signal by 1 (00 to 01).

4. The same state transition continues as stated in note (2) and note (3), if the fifo_wrfull signal is low and the rom_addr signal not yet increased to ff.
Figure 8. Initial Read Operation from the DCFIFO Megafunction

<table>
<thead>
<tr>
<th>State</th>
<th>$\text{fifo_rdempty}$</th>
<th>$\text{reset}$</th>
<th>$\text{ram_addr}$</th>
<th>$\text{ram_rdreq}$</th>
<th>$\text{ram_rdreq}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDLE</td>
<td>0</td>
<td>0</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x00000000</td>
</tr>
<tr>
<td>INCADR</td>
<td>1</td>
<td>0</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x00000000</td>
</tr>
<tr>
<td>WRITE</td>
<td>0</td>
<td>0</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x00000000</td>
</tr>
<tr>
<td>IDLE</td>
<td>0</td>
<td>0</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x00000000</td>
</tr>
</tbody>
</table>

Notes to Figure 8:

1. Before reaching 35 ns, the read controller is in the IDLE state because the $\text{fifo\_rdempty}$ signal is high even when the $\text{reset}$ signal is low (not shown in the figure). In the IDLE state, the $\text{ram\_addr}$ = ff to accommodate the increment of the RAM address in the INCADR state, so that the first data read is stored at $\text{ram\_addr}$ = 00 in the WRITE state.

2. The read controller transitions from the IDLE state to the INCADR state, if the $\text{fifo\_rdempty}$ signal is low. In the INCADR state, the read controller drives the $\text{fifo\_rdreq}$ signal to high, and requests for read operation from the DCFIFO. The $\text{ram\_addr}$ signal is increased by one (ff to 00), so that the read data can be written into the RAM at $\text{ram\_addr}$ = 00.

3. From the INCADR state, the read controller always transition to the WRITE state at the next rising clock edge. In the WRITE state, it drives the $\text{ram\_wren}$ signal to high, and enables the data writing into the RAM at $\text{ram\_addr}$ = 00. At the same time, the read controller drives the $\text{ram\_rden}$ signal to high so that the newly written data is output at $q$ at the next rising clock edge. Also, it increases the $\text{word\_count}$ signal to 1 to indicate the number of words successfully read from the DCFIFO.

4. The same state transition continues as stated in note (2) and note (3) if the $\text{fifo\_rdempty}$ signal is low.

Figure 9. Write Operation when DCFIFO is FULL

<table>
<thead>
<tr>
<th>Time</th>
<th>$\text{fifo_wrfull}$</th>
<th>$\text{rom_addr}$</th>
<th>$\text{ram_wren}$</th>
<th>$\text{fifo_wreq}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x00000000</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x00000000</td>
</tr>
</tbody>
</table>

Notes to Figure 9:

1. When the write controller is in the INCADR state, and the $\text{fifo\_wrfull}$ signal is asserted, the write controller transitions to the WAIT state in the next rising clock edge.

2. In the WAIT state, the write controller holds the $\text{rom\_addr}$ signal (08) so that the respective data is written into the DCFIFO when the write controller transitions to the WRITE state.

3. The write controller stays in WAIT state if the $\text{fifo\_wrfull}$ signal is still high. When the $\text{fifo\_wrfull}$ is low, the write controller always transitions from the WAIT state to the WRITE state at the next rising clock edge.

4. In the WRITE state, the only write controller drives the $\text{fifo\_wreq}$ signal to high, and requests for write operation to write the data from the previously held address (08) into the DCFIFO. It always transitions to the INCADR state in the next rising clock edge, if the $\text{rom\_addr}$ signal has not yet increased to ff.

5. The same state transition continues as stated in Notes (1) through (4) if the $\text{fifo\_wrfull}$ signal is high.
To verify the results, compare the \( q \) outputs with the data in \texttt{rom_initdata.hex} file provided in the design example. Open the file in the Quartus II software and select the word size as 32 bit. The \( q \) output must display the same data as in the file.
Gray-Code Counter Transfer at the Clock Domain Crossing

This section describes the effect of the large skew between Gray-code counter bits transfers at the clock domain crossing (CDC) with recommended solution. The gray-code counter is 1-bit transition occurs while other bits remain stable when transferring data from the write domain to the read domain and vice versa. If the destination domain latches on the data within the metastable range (violating setup or hold time), only 1 bit is uncertain and destination domain reads the counter value as either an old counter or a new counter. In this case, the DCFIFO still works, as long as the counter sequence is not corrupted.

The following section shows an example of how large skew between GNU C compiler (GCC) bits can corrupt the counter sequence. Taking a counter width with 3-bit wide and assuming it is transferred from write clock domain to read clock domain. Assume all the counter bits have 0 delay relative to the destination clock, excluding the bit[0] that has delay of 1 clock period of source clock. That is, the skew of the counter bits will be 1 clock period of the source clock when they arrived at the destination registers.

The following shows the correct gray-code counter sequence:

000,
001,
011,
010,
110....

which then transfers the data to the read domain, and on to the destination bus registers.

Because of the skew for bit[0], the destination bus registers receive the following sequence:

000,
000,
011,
011,
110....

Because of the skew, a 2-bit transition occurs. This sequence is acceptable if the timing is met. If the 2-bit transition occurs and both bits violate timing, it may result in the counter bus settled at a future or previous counter value, which will corrupt the DCFIFO.

Therefore, the skew must be within a certain skew to ensure that the sequence is not corrupted. You can use the `skew_report.tcl` to analyze the actual skew and required skew in your design. You can get the `skew_report.tcl` from the Documentation: User Guides page on the Altera website.
## Document Revision History

Table 10 lists the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>May 2013</td>
<td>8.2</td>
<td>▪ Updated Table 8 on page 19 to state that both the read and write pointers reset to zero upon assertion of either the sclr or aclr signal.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Updated Table 1 on page 7 to note that the wrusdw, rdusedw, wrfull, rdfull wrempty and rdempty values are subject to the latencies listed in Table 5 on page 17.</td>
</tr>
<tr>
<td>August 2012</td>
<td>8.1</td>
<td>▪ Included a link to `skew_report.tcl” Gray-Code Counter Transfer at the Clock Domain Crossing” on page 28.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Updated Table 1 on page 7, Table 2 on page 10, Table 9 on page 20.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Added Table 4 on page 16.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Renamed and updated “DCFIFO Clock Domain Crossing Timing Violation” to “Gray-Code Counter Transfer at the Clock Domain Crossing” on page 28.</td>
</tr>
<tr>
<td>February 2012</td>
<td>7.0</td>
<td>▪ Updated the notes for Table 4 on page 16.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Added the “DCFIFO Clock Domain Crossing Timing Violation” section.</td>
</tr>
<tr>
<td>September 2010</td>
<td>6.2</td>
<td>▪ Added prototype and component declarations.</td>
</tr>
<tr>
<td>January 2010</td>
<td>6.1</td>
<td>▪ Updated “Functional Timing Requirements” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Minor changes to the text.</td>
</tr>
<tr>
<td>September 2009</td>
<td>6.0</td>
<td>▪ Replaced “FIFO Megafunction Features” section with “Configuration Methods”.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Updated “Input and Output Ports”.</td>
</tr>
<tr>
<td>February 2009</td>
<td>5.1</td>
<td>▪ Minor update in Table 8 on page 17.</td>
</tr>
<tr>
<td>January 2009</td>
<td>5.0</td>
<td>▪ Complete re-write of the user guide.</td>
</tr>
<tr>
<td>May 2007</td>
<td>4.0</td>
<td>▪ Added support for Arria GX devices.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Updated for new GUI.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Added six design examples in place of functional description.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Reorganized and updated Chapter 3 to have separate tables for the SCFIFO and DCFIFO megafunctions.</td>
</tr>
<tr>
<td>March 2007</td>
<td>3.3</td>
<td>▪ Minor content changes, including adding Stratix III and Cyclone III information</td>
</tr>
<tr>
<td>September 2005</td>
<td>3.2</td>
<td>▪ Re-took screenshots for software version 7.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>▪ Minor content changes.</td>
</tr>
</tbody>
</table>