Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) Quick Start User Guide

Updated for Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs: 1.2
# 1. Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) Quick Start User Guide

## 1.1. System Requirements

## 1.2. Setting Up the Environment

## 1.3. Migrating Simulation from **Acceleration Stack** Version 1.0 to Version 1.1 and Greater

## 1.4. Simulating hello_afu in Client-Server Mode

## 1.4.1. Simulation in Client-Server Mode

## 1.5. Simulating an AFU in Regression Mode

## 1.5.1. Command Line Flags for regress.sh

## 1.5.2. Further Documentation for Regression Mode

## 1.6. AFU Examples

## 1.7. Troubleshooting

1. Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) Quick Start User Guide

The Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) is a hardware and software co-simulation environment for the Intel® Xeon® Processor with Integrated FPGA.

The ASE provides a transactional model for the Core Cache Interface protocol and a memory model for the FPGA-attached local memory. The local memory model provides a simulation model for the dual-memory banks on the Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA.

The ASE also validates Accelerator Functional Unit (AFU) compliance to the following protocols and APIs:

- CCI-P protocol specification
- Avalon® Memory Mapped (Avalon-MM) Interface Specification
- Open Programmable Acceleration Engine

This document describes how to simulate a sample AFU using the ASE environment. Refer to the Intel® Accelerator Functional Unit (AFU) Simulation Environment (ASE) User Guide 1.1 for comprehensive details on ASE capabilities and internal architecture.

注意:

This document applies to the Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs version 1.1 and greater. For information about version 1.0, refer to the Intel® Accelerator Functional Unit (AFU) Simulation Environment (ASE) Quick Start User Guide.

表 1. Acceleration Stack for Intel® Xeon® CPU with FPGAs Glossary

<table>
<thead>
<tr>
<th>Term</th>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs</td>
<td>Acceleration Stack</td>
<td>A collection of software, firmware and tools that provides performance-optimized connectivity between an Intel® FPGA and an Intel® Xeon® processor.</td>
</tr>
<tr>
<td>Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA</td>
<td>Intel® PAC with Intel® Arria® 10 GX FPGA</td>
<td>PCIe* accelerator card with an Intel® Arria® 10 FPGA. Contains an FPGA Interface Manager (FIM) that pairs with an Intel® Xeon® processor over PCIe* bus.</td>
</tr>
<tr>
<td>Intel® Xeon® Scalable Platform with Integrated FPGA</td>
<td>Integrated FPGA Platform</td>
<td>Intel® Xeon® plus FPGA platform with the Intel® Xeon® and an FPGA in a single package and sharing a coherent cache of memory via Ultra Path Interconnect (UPI).</td>
</tr>
</tbody>
</table>
1.1. System Requirements

System requirements for ASE version 1.2 are as follows:

- 64-bit Linux operating system. ASE has been tested on the following Linux implementations:
  - CentOS 7.4 with Linux kernel 3.10
  - Ubuntu 16.04 with Linux kernel 4.4
- Simulator:
  - 64-bit Synopsys* VCS-MX-2016.06-SP2-1 RTL Simulator
  - 64-bit Mentor Graphics* Modelsim SE Simulator (Version 10.5c)
  - 64-bit Mentor Graphics QuestaSim Simulator (Version 10.5c)
- C compiler: GCC 4.7.0 or above
- CMake: version 2.8.12 or above
- GNU C Library: version 2.17 or above
- Python: version 2.7
- Intel® Quartus® Prime Pro Edition (17.1.1 version)
1.2. Setting Up the Environment

You must set up your simulation environment and install the OPAE software before running the ASE.

1. Set the following environment variables for your simulation software:

- **For VCS:**
  
  ```
  $ export VCS_HOME=<path to VCS installation directory>
  $ export PATH=$VCS_HOME/bin:$PATH
  ```

  The VCS installation directory structure is as follows:
  ```
  admin bin etc gnu include Linux src suse32 vcfrg wqcommon
  amd64 doc flexle gui install.log linuxx64 packages suse64 verify wns
  ```

  Make sure your system has a valid VCS license.

- **For Modelsim SE/QuestaSim:**
  
  ```
  $ export MTI_HOME=<path to Modelsim installation directory>
  $ export PATH=$MTI_HOME/linux_x86_64/:$MTI_HOME/bin/:$PATH
  ```

  The Modelsim/Questa installation directory structure is as follows:

  Make sure your system has a valid Modelsim SE/QuestaSim license.

- **For Intel® Quartus® Prime Pro Edition:**
  
  ```
  $ export QUARTUS_HOME=<path to Intel Quartus Prime Pro Edition installation directory>
  ```

  The Intel® Quartus® Prime installation directory structure is as follows:
  ```
  adm cmmn drivers dsp_builder extlibs32 linuxx64 gdesigins sopc_builder
  bin cusp dspb eda libraries lnf readme.txt version.txt
  ```

2. Export:

  ```
  $ export LM_LICENSE_FILE=<Quartus Prime License>
  ```

3. Extract the runtime archive file, and install OPAE libraries, binaries, include files, and ASE libraries as described in the Installing the OPAE Software chapter of the Intel Acceleration Stack 1.2 Quick Start Guide for Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA.

Your environment must be set up correctly to configure and build an AFU. In particular, you must ensure that the OPAE SDK is properly installed. OPAE SDK scripts must be on PATH and include files and libraries must be available to the C compiler. In addition, you must ensure that the OPAE_PLATFORM_ROOT environment variable is set.

To ensure that the OPAE SDK and ASE are properly installed, in a shell, confirm that the afu_sim_setup program is found on the PATH.

関連情報

Installing the OPAE Software

Chapter of the Intel Acceleration Stack 1.2 Quick Start Guide for Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA
1.3. Migrating Simulation from Acceleration Stack Version 1.0 to Version 1.1 and Greater

The Acceleration Stack v. 1.1 and greater provide the `afu_sim_setup` tool, which supports the inclusion of network interfaces, and better connects the files used for simulation and synthesis. Wherever possible, Intel recommends using `afu_sim_setup` rather than the `setup_sim.sh` and `run_app.sh` scripts.

1.4. Simulating hello_afu in Client-Server Mode

The hello_afu example is a simple AFU template that demonstrates the primary CCI-P interface. The RTL satisfies the minimum requirements of an AFU, responding to memory-mapped I/O reads to return the device feature header and the AFU's UUID.

図 -1: hello_afu Directory Tree

- samples
  - hello_afu
    - bin
      - hello_afu.gbs
  - hw
    - rtl
      - afu.sv
      - ccip_interface_reg.sv
      - ccip_std_afu.sv
      - filelist.txt
      - hello_afu.json
    - sw
      - hello_afu.c
      - Makefile
      - README

注意: This document uses `<AFU example>` to refer to an example design directory, such as hello_afu in the figure above.

The software demonstrates the minimum requirements to attach to an FPGA using OPAE. The RTL demonstrates the minimum requirements to satisfy the OPAE driver and the hello_afu example software.

RTL simulation and synthesis are controlled by `filelist.txt`.

To successfully configure and build the AFU samples, your environment must be set up correctly, as described in Setting Up the Environment.

関連情報
- Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) User Guide
1.4.1. Simulation in Client-Server Mode

The following example flow introduces the basic ASE scripts. All examples can be simulated with the ASE, except eth-e2e_e10 and eth-e2e_e10.

Simulation requires two software processes: one for RTL simulation and the other to run the connected software. To construct an RTL simulation environment, execute the following in $OPAE_PLATFORM_ROOT/hw/samples/hello_afu:

$ afu_sim_setup --source hw/rtl/filelist.txt build_sim

This command constructs an ASE environment in the build_sim subdirectory.

To build and execute the simulator:

$ cd build_sim
$ make
$ make sim

The simulator prints a message that it is ready for simulation. It also prints a message prompting you to set the ASE_WORKDIR environment variable.

Open another shell for software simulation. To build and run the software in the new shell:

$ cd $OPAE_PLATFORM_ROOT
$ export ASE_WORKDIR=$OPAE_PLATFORM_ROOT/hw/samples/hello_afu/build_sim/work
$ cd $OPAE_PLATFORM_ROOT/hw/samples/hello_afu/sw
$ make clean
$ make USE_ASE=1
$ ./hello_afu

注意: The specific pathname for ASE_WORKDIR may vary. Use the pathname provided by the simulator prompt.

The software and simulator run, log transactions and exit.

1.4.1.1. Simulation Log Files

The waveform, CCI-P transactions, and simulation log files are stored in the simulation work directory.

To view the waveform database, perform the following steps:

1. Go to the directory in which you executed the `make sim` command.
2. Type:

   $ make wave

A listing of CCI-P transactions is provided in ./work/ccip_transactions.tsv.

Log files are available in the directory specified in the simulator build_sim/work directory.
1.4.1.2. Design Declarations

RTL sources are specified in "$OPAE_PLATFORM_ROOT/hw/samples/<AFU example>/hw/rtl/filelist.txt", where <AFU example> is the example directory as shown in the figure above. In addition to SystemVerilog/VHDL, the AFU's JavaScript Object Notation (.json) file is also declared there. The AFU .json describes the interfaces required by the AFU. It also holds a UUID to identify the AFU when it is loaded on an FPGA.

The AFU declares that it expects the ccip_std_afu top-level interface by setting afu-top-interface to ccip_std_afu in hw/rtl/hello_afu.json. This is the base CCI-P interface with clocks, reset and CCI-P Rx/Tx structures. Other interface options are described in more advanced examples.

The AFU UUID is declared only once: in the .json file. The RTL loads the UUID from afu_json_info.vh, which is generated automatically by the OPAE scripts. The software loads the UUID from afu_json_info.h, which is generated by sw/Makefile.

1.4.1.3. Troubleshooting Client-Server Simulation

If the afu_sim_setup command fails, confirm that:

• afu_sim_setup is on your PATH. It should be in /usr/bin, or in <opae install path> if you built OPAE from source files.
• You have Python version 2.7 or higher installed.

If you are unable to build and execute the simulator, it is likely that your RTL simulation tool is not installed properly.

When you attempt to build and run the software, if you see an "Error enumerating AFCs" message, you omitted setting USE_ASE=1 on the make command line. The software is searching for a physical FPGA device. To recover, repeat the steps from the make clean command.

1.5. Simulating an AFU in Regression Mode

For most AFUs, the afu_sim_setup flow and the regression flow are functionally equivalent. You might choose to use the regression flow for one of the following reasons:

• The regression flow triggers both the simulator process and the software process using a single command.
• The regression flow compiles Platform Designer components from Platform Designer source files and includes the generated RTL in the RTL simulation.

Use the regress.sh script, located in "$OPAE_PLATFORM_ROOT/hw/common/scripts", to execute the simulator and the application exactly once.
1. $ cd $OPAE_PLATFORM_ROOT/hw/common/scripts

2. Usage:

regress.sh -a <afu dir> -r <rtl simulation dir>
[-s <vcs|modelsim|questa>] [-p <platform>] [-v <variant>]
[-i <opae install path>]
[-m <EMIF_MODEL_BASIC|EMIF_MODEL_ADVANCED> memory model]
[-b <path to opae source>]

関連情報
- Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) User Guide
- Simulating hello_afu in Client-Server Mode (6ページ)

1.5.1. Command Line Flags for regress.sh

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
<th>Legal Values</th>
<th>Default</th>
<th>Required</th>
</tr>
</thead>
<tbody>
<tr>
<td>-a</td>
<td>Path to AFU source(1)</td>
<td>&lt;valid pathname&gt;</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>-r</td>
<td>Creates a directory to build the simulation.</td>
<td>&lt;valid pathname&gt;</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>-s</td>
<td>Simulator type</td>
<td>vcs, modelsim, or questa</td>
<td>VCS if installed; otherwise, Modelsim or QuestaSim</td>
<td>No</td>
</tr>
<tr>
<td>-p</td>
<td>Target platform name</td>
<td>Directory containing an OPAE installation</td>
<td>Board specified by OPAE_PLATFORM_ROOT</td>
<td>No</td>
</tr>
<tr>
<td>-v</td>
<td>AFU configuration variant</td>
<td>Depends on AFU selected (-a flag).</td>
<td>Depends on AFU selected (-a flag).</td>
<td>No</td>
</tr>
<tr>
<td>-i</td>
<td>Path to OPAE installation</td>
<td>&lt;valid pathname&gt;</td>
<td>-</td>
<td>No</td>
</tr>
<tr>
<td>-m</td>
<td>Local memory model</td>
<td>EMIF_MODEL_BASIC, EMIF_MODEL_ADVANCED</td>
<td>EMIF_MODEL_BASIC</td>
<td>No</td>
</tr>
<tr>
<td>-b</td>
<td>Path to OPAE source</td>
<td>&lt;valid pathname&gt;</td>
<td>-</td>
<td>No (except for NLB)</td>
</tr>
</tbody>
</table>

**Target Platform Name -p**

The target platform name is used by the Platform Interface Manager (PIM).

-p defaults to discrete if OPAE_PLATFORM_ROOT is undefined or does not specify a valid OPAE release. discrete models a generic PCIe card with two banks of local memory.

注意: Intel recommends setting OPAE_PLATFORM_ROOT as described in Setting Up the Environment.

---

(1) **Example:** $OPAE_PLATFORM_ROOT/hw/samples/hello_afu
AFU Configuration Variant –v

regress.sh looks in the hw/rtl/filelist*.txt file to determine the configuration variant. When you specify the variant as –v <variant>, regress.sh looks in hw/rtl/filelist_<variant>.txt for the AFU RTL source files.

The default value of –v depends on AFU selected (–a flag):

• Native loopback (NLB) AFU: RTL files listed in hw/rtl/filelist_mode_3.txt
• Other AFUs: RTL files listed in hw/rtl/filelist.txt

Path to OPAE Installation –i

You must specify the install path if you do not use the RPM flow. If you are using the RPM flow, the install path is not required. (2)

Local Memory Model –m

–m selects the simulation model for FPGA private memory.

• EMIF_MODEL_BASIC uses a simple System Verilog array to model dual banks of DRAM.
  注意: Intel recommends using EMIF_MODEL_BASIC for a faster simulation.
• EMIF_MODEL_ADVANCED uses an advanced cycle-accurate model of the EMIF memory controller.

Path to OPAE Source –b

注意: This flag is required when simulating the NLB AFU in the regression flow. –b is used to locate the application source relative to the OPAE source for NLB.

関連情報

• Setting Up the Environment (5 ページ)
• IntelAcceleration Stack 1.2 Quick Start Guide for Intel Programmable Acceleration Card with Intel® Arria® 10 GX FPGA

1.5.2. Further Documentation for Regression Mode

• Native Loopback Accelerator Functional Unit (AFU) User Guide
• Streaming DMA Accelerator Functional Unit (AFU) User Guide
• Developing AFUs with the OPAE SDK

(2) If you built OPAE from the source as instructed in Building the OPAE Software section of IntelAcceleration Stack 1.2 Quick Start Guide for Intel Programmable Acceleration Card with Intel® Arria® 10 GX FPGA, provide the installation path. For example: /home/john/opaeinstall
## 1.6. AFU Examples

<table>
<thead>
<tr>
<th>AFU</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hello_mem_afu</td>
<td>hello_mem_afu demonstrates an AFU that builds a simple state machine to access memory. The state machine is capable of several access patterns to local memory directly attached to FPGA pins, such as DDR4 DIMMs. This memory is distinct from the host memory accessed over CCI-P. The hello_mem_afu controller state machine is managed by the host through MMIO requests to CSRs.</td>
</tr>
<tr>
<td>hello_intr_afu</td>
<td>hello_intr_afu demonstrates the user interrupt feature in ASE.</td>
</tr>
<tr>
<td>dma_afu (3)</td>
<td>dma_afu demonstrates a DMA Basic Building Block for host to FPGA, FPGA to host and FPGA to FPGA memory transfers. When simulating this AFU, the buffer size used for DMA transfer is intentionally kept small to keep the simulation time reasonable.</td>
</tr>
<tr>
<td>nlb_mode_0</td>
<td>nlb_mode_0 is a CCI-P system demonstrating the memory copy test. The software application is located at $OPAE_PLATFORM_ROOT/sw/opae-&lt;release_number&gt;/sample/hello_fpga.c Note: To simulate the NLB AFU in the regression flow, you must specify the path to the OPAE source, using the -b flag, as follows: $ sh regress.sh -a &lt;afu dir&gt; -r rtl_sim -s &lt;vcs</td>
</tr>
</tbody>
</table>

## 1.7. Troubleshooting

If the following error appears during simulation, correct it by following the steps below.

**Error Message**

```
SIM: An ASE instance is probably still running in current directory!
SIM: Check for PID 28816
SIM: Simulation will exit... you may use a SIGKILL to kill the simulation process.
SIM: Also check if .ase_ready.pid file is removed before proceeding.
```

**Solution**

1. Type `pkill ase_simv` to kill zombie simulation processes and remove any temporary files (left behind by failed simulation processes or crashes).
2. Delete the `.ase_ready.pid` file, found in the `$ASE_WORKDIR` directory.

---

(3) Available only in Client-Server mode

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Acceleration Stack Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2018.12.04</td>
<td>1.2</td>
<td>Maintenance release</td>
</tr>
<tr>
<td>2018.10.15</td>
<td>1.2 Alpha</td>
<td>Ubuntu support</td>
</tr>
<tr>
<td>2018.08.06</td>
<td>1.1 Production (supported with Intel® Quartus® Prime Pro Edition 17.1.1)</td>
<td>Initial production release</td>
</tr>
</tbody>
</table>