



# HardCopy III Device Handbook,

---

## Volume 3: Datasheet



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)

HC3\_H5V3-3.3

© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



<b>Chapter Revision Dates</b> .....	v
<b>Section I. HardCopy III Device Datasheet</b>	
Revision History .....	1-1
<b>Chapter 1. DC and Switching Characteristics of HardCopy III Devices</b>	
Electrical Characteristics .....	1-1
Operating Conditions .....	1-1
Absolute Maximum Ratings .....	1-1
Recommended Operating Conditions .....	1-3
DC Characteristics .....	1-4
I/O Standard Specifications .....	1-8
Power Consumption .....	1-11
Switching Characteristics .....	1-11
Core Performance Specifications .....	1-12
Clock Tree Specifications .....	1-12
PLL Specifications .....	1-12
DSP Block Specifications .....	1-13
TriMatrix Memory Block Specifications .....	1-14
JTAG Specifications .....	1-16
Periphery Performance .....	1-17
High-Speed I/O Specifications .....	1-17
OCT Calibration Block Specifications .....	1-19
Duty Cycle Distortion (DCD) Specifications .....	1-19
Glossary .....	1-19
Document Revision History .....	1-23
<b>Chapter 2. Extended Temperature Range for HardCopy III Devices</b>	
Extended Temperature Support .....	2-1
Software Support .....	2-2
Limitations to Datasheet Specifications .....	2-2
DSP Block Specifications .....	2-2
TriMatrix Memory Block Specifications .....	2-3
Transceiver Performance Specifications .....	2-4
Document Revision History .....	2-4
<b>Additional Information</b>	
How to Contact Altera .....	Info-1
Typographic Conventions .....	Info-1



The chapters in this document, HardCopy III Device Handbook, Volume 3: Datasheet, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

- Chapter 1. DC and Switching Characteristics of HardCopy III Devices  
Revised: *December 2011*  
Part Number: *HIII52001-4.1*
  
- Chapter 2. Extended Temperature Range for HardCopy III Devices  
Revised: *March 2012*  
Part Number: *HIII52002-1.0*



This section provides the datasheet for the HardCopy® III device family. This section includes the following chapter:

- [Chapter 1, DC and Switching Characteristics of HardCopy III Devices](#)
- [Chapter 2, Extended Temperature Range for HardCopy III Devices](#)

## Revision History

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the full handbook.





## Electrical Characteristics

This chapter provides information about the absolute maximum ratings, recommended operating conditions, DC electrical characteristics, and other specifications for HardCopy® III devices.

### Operating Conditions

When implementing HardCopy III devices in a system, the system rates the devices according to a set of defined parameters. To maintain the highest performance and reliability, you must consider the operating requirements described in this chapter. HardCopy III devices are not speed binned because HardCopy III devices function at a target frequency based on timing constraints, and operate at either commercial or industrial temperatures.

#### Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for HardCopy III devices. Experiments with the device and theoretical modeling of breakdown and damage mechanisms provide these values.

Table 1–1 lists the absolute maximum ratings for a HardCopy III device.



Conditions beyond those listed in Table 1–1 can cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time can have adverse effects on the device.

**Table 1–1. HardCopy III Device Absolute Maximum Ratings (Part 1 of 2) (Note 1)**

Symbol	Parameter	Minimum	Maximum	Unit
$V_{CCL}$	Core voltage power supply	–0.5	1.35	V
$V_{CC}$	I/O registers power supply	–0.5	1.35	V
$V_{CCD\_PLL}$	PLL digital power supply	–0.5	1.35	V
$V_{CCA\_PLL}$	PLL analog power supply	–0.5	3.75	V
$V_{CCPT}$ (2)	Power supply for the temperature sensing diode	–0.5	3.75	V
$V_{CCPGM}$	Configuration pins power supply	–0.5	3.9	V
$V_{CCPD}$	I/O predriver power supply	–0.5	3.9	V
$V_{CCIO}$	I/O power supply	–0.5	3.9	V
$V_{CC\_CLKIN}$	Differential clock input power supply (top and bottom I/O banks only)	–0.5	3.75	V
$V_{CCBAT}$ (3)	Battery back-up power supply for design security volatile key register	—	—	V

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

**Table 1–1. HardCopy III Device Absolute Maximum Ratings (Part 2 of 2) (Note 1)**

Symbol	Parameter	Minimum	Maximum	Unit
$V_I$	DC input voltage	–0.5	4.0	V
$T_J$	Operating junction temperature	–55	125	°C
$I_{OUT}$	DC output current, per pin	–25	40	mA
$T_{STG}$	Storage temperature (no bias)	–65	150	°C

**Notes to Table 1–1:**

- (1) Supply voltage specifications apply to voltage readings taken at the device pins and not the power supply.
- (2) Stratix III devices use this power supply for programmable power technology.
- (3) HardCopy III devices do not use this power supply.

**Maximum Allowed Overshoot and Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to –2.0 V for input currents less than 100 mA and periods shorter than 20 ns.


Table 1–2 lists the maximum allowed input overshoot voltage. The maximum allowed overshoot duration is the percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

**Table 1–2. Maximum Allowed Overshoot During Transitions**

Symbol	Parameter	Condition	Overshoot Duration as % of High Time	Unit
$V_i$ (AC)	AC Input Voltage	4	100.000	%
		4.05	79.330	%
		4.1	46.270	%
		4.15	27.030	%
		4.2	15.800	%
		4.25	9.240	%
		4.3	5.410	%
		4.35	3.160	%
		4.4	1.850	%
		4.45	1.080	%
		4.5	0.630	%
		4.55	0.370	%
		4.6	0.220	%
		4.65	0.130	%
		4.7	0.074	%
		4.75	0.043	%
4.8	0.025	%		
4.85	0.015	%		

Figure 1-1 shows the methodology to determine the overshoot duration. The color red indicates the overshoot voltage and is present at the HardCopy III pin, up to 4.1 V. From Table 1-2, for an overshoot of up to 4.1 V, the percentage of high time for overshoot is greater than 3.15 V can be as high as 46% over an 11.4 year period.  $(\Delta T/T) \times 100$  is the calculation for the percentage of high-time. This 11.4 year period assumes that you turned on the device with 100% I/O toggle rate and 50% duty cycle signal. Lifetimes increase for lower I/O toggle rates and situations in which the device is in an idle state.

**Figure 1-1. Overshoot Duration**



### Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for HardCopy III devices. Table 1-3 lists the steady-state voltage and current values expected from HardCopy III devices. All supplies must reach their full-rail values in  $t_{RAMP}$  maximum monotonically.

**Table 1-3. HardCopy III Device Recommended Operating Conditions (Part 1 of 2)**

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
$V_{CCL}$ (1)	Core voltage power supply for internal logic and input buffers	—	0.87	0.9	0.93	V
$V_{CC}$ (1)	I/O registers power supply	—	0.87	0.9	0.93	V
$V_{CCD\_PLL}$ (1)	PLL digital power supply	—	0.87	0.9	0.93	V
$V_{CCA\_PLL}$	PLL analog power supply	—	2.375	2.5	2.625	V
$V_{CCPT}$ (2)	Power supply for the temperature sensing diode	—	2.375	2.5	2.625	V
$V_{CCPGM}$	Configuration pins power supply, 3.0 V	—	2.85	3.0	3.15	V
	Configuration pins power supply, 2.5 V	—	2.375	2.5	2.625	V
	Configuration pins power supply, 1.8 V	—	1.71	1.8	1.89	V
$V_{CCPD}$ (3)	I/O predriver power supply, 3.0 V	—	2.85	3.0	3.15	V
	I/O predriver power supply, 2.5 V	—	2.375	2.5	2.625	V

**Table 1-3. HardCopy III Device Recommended Operating Conditions (Part 2 of 2)**

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
$V_{CCIO}$	I/O power supply, 3.0 V	—	2.85	3.0	3.15	V
	I/O power supply, 2.5 V	—	2.375	2.5	2.625	V
	I/O power supply, 1.8 V	—	1.71	1.8	1.89	V
	I/O power supply, 1.5 V	—	1.425	1.5	1.575	V
	I/O power supply, 1.2 V	—	1.14	1.2	1.26	V
$V_{CC\_CLKIN}$	Differential clock input power supply (1.2V)	—	1.075	1.2	1.325	V
		—	1.375	1.5	1.625	V
		—	1.675	1.8	1.925	V
		—	2.375	2.5	2.625	V
		—	2.875	3.0	3.125	V
$V_{CCBAT}$ (4)	Battery back-up power supply for design security volatile key register	—	—	—	—	V
$V_I$	DC input voltage	—	-0.3	—	3.6	V
$V_O$	Output voltage	—	0	—	$V_{CCIO}$	V
$T_J$	Operating junction temperature	Commercial use	0	—	85	°C
		Industrial use	-40	—	100	°C
$t_{RAMP}$	Power supply ramp time	Normal POR (PORSEL=0)	50 $\mu$ s	—	100	ms
		Fast POR (PORSEL=1)	50 $\mu$ s	—	4	ms

**Notes to Table 1-3:**

- (1) In Stratix III devices,  $V_{CCL}$  can also be 1.1 V, while  $V_{CC}$  and  $V_{CCD\_PLL}$  are 1.1 V. In HardCopy III devices, all three supplies are 0.9 V.
- (2) Stratix III devices use this power supply for programmable power technology.
- (3)  $V_{CCPD}$  is either 2.5 V or 3.0 V. For a 3.0-V I/O standard,  $V_{CCPD} = 3.0$  V. For a 2.5 V or lower I/O standard,  $V_{CCPD} = 2.5$  V.
- (4) HardCopy III devices do not use this power supply.

## DC Characteristics

This section lists the input pin capacitances, on-chip termination (OCT) tolerance, and hot socketing specifications.

### Supply Current

Standby current is the current the device draws after the device enters user mode with no inputs or outputs toggling and no activity in the device. Because these currents vary largely with the resources used, use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design.

Table 1-4 lists supply current specifications for  $V_{CC\_CLKIN}$  and  $V_{CCPGM}$ . Use the EPE to get supply current estimates for the remaining power supplies.

**Table 1-4. Supply Current Specifications for  $V_{CC\_CLKIN}$  and  $V_{CCPGM}$** 

Symbol	Parameter	Min	Max	Unit
$I_{CLKIN}$	$V_{CC\_CLKIN}$ current specifications	0	250	mA
$I_{PGM}$	$V_{CCPGM}$ current specifications	0	250	mA

### I/O Pin Leakage Current

Table 1-5 lists HardCopy III I/O pin leakage current specifications.

**Table 1-5. HardCopy III I/O Pin Leakage Current (Note 1), (2)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_I$	Input pin leakage current	$V_I = V_{CCIO_{MAX}}$ to 0 V	-20	—	20	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin leakage current	$V_O = V_{CCIO_{MAX}}$ to 0 V	-20	—	20	$\mu\text{A}$

**Notes To Table 1-5:**

- (1) This value is for normal device operation. The value may vary during power up. This applies for all  $V_{CCIO}$  settings (3.0, 2.5, 1.8, 1.5, and 1.2 V).
- (2) The 20 mA I/O leakage current limit is applicable when the internal clamping diode is off. You can observe a higher current when the diode is on.

### Bus Hold Specifications

Table 1-6 lists the HardCopy III bus hold specifications.

**Table 1-6. Bus Hold Parameters**

Parameter	Symbol	Condition	$V_{CCIO}$										Unit
			1.2 V		1.5 V		1.8 V		2.5 V		3.0 V		
			Min	Max	Max	Min	Max	Min	Min	Max	Max	Max	
Low sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (maximum)	22.5	—	25.0	—	30.0	—	50.0	—	70.0	—	$\mu\text{A}$
High sustaining current	$I_{SUSH}$	$V_{IN} < V_{IH}$ (minimum)	-22.5	—	-25.0	—	-30.0	—	-50.0	—	-70.0	—	$\mu\text{A}$
Low overdrive current	$I_{ODL}$	$0V < V_{IN} < V_{CCIO}$	—	120	—	160	—	200	—	300	—	500	$\mu\text{A}$
High overdrive current	$I_{ODH}$	$0V < V_{IN} < V_{CCIO}$	—	-120	—	-160	—	-200	—	-300	—	-500	$\mu\text{A}$
Bus-hold trip point	$V_{TRIP}$	—	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

### OCT Specifications

If you enabled OCT calibration, calibration is automatically performed at power up for I/Os connected to the calibration block. Table 1-7 lists the HardCopy III OCT calibration block accuracy specifications.

**Table 1-7. HardCopy III OCT Calibration Accuracy Specifications (Part 1 of 2) (Note 1)**

Symbol	Description	Conditions	Calibration Accuracy	Unit
25- $\Omega$ $R_S$ 3.0/2.5/1.8/1.5/1.2 (2)	Internal series termination with calibration (25- $\Omega$ setting)	$V_{CCIO} = 3.0/2.5/1.8/1.5/1.2$ V	$\pm 8$	%
50- $\Omega$ $R_S$ 3.0/2.5/1.8/1.5/1.2	Internal series termination with calibration (50- $\Omega$ setting)	$V_{CCIO} = 3.0/2.5/1.8/1.5/1.2$ V	$\pm 8$	%

**Table 1-7. HardCopy III OCT Calibration Accuracy Specifications (Part 2 of 2) (Note 1)**

Symbol	Description	Conditions	Calibration Accuracy	Unit
50-Ω R <sub>T</sub> 2.5/1.8/1.5/1.2	Internal parallel termination with calibration (50-Ω setting)	V <sub>CCIO</sub> = 2.5/1.8/1.5/1.2 V	±10	%
25-Ω, 25-Ω, and 25-Ω R <sub>S</sub> 3.0/2.5/1.8/1.5/1.2 (3)	Expanded range for internal series termination with calibration (20-Ω, 40-Ω and 60-Ω RS settings)	V <sub>CCIO</sub> = 3.0/2.5/1.8/1.5/1.2 V	±10	%
25-Ω R <sub>S_left_shift</sub>	Internal left shift series termination with calibration (25-Ω R <sub>S_left_shift</sub> setting)	V <sub>CCIO</sub> = 3.0/2.5/1.8/1.5/1.2 V	±10	%

**Notes to Table 1-7:**

- (1) OCT calibration accuracy is valid at the time of calibration only.
- (2) 25-Ω R<sub>S</sub> not supported for 1.5 V and 1.2 V in Row I/O.
- (3) 20-Ω R<sub>S</sub> not supported for 1.5 V and 1.2 V in Row I/O.

The accuracy listed in Table 1-7 is valid at the time of calibration. If the voltage or temperature changes, the termination resistance value varies. Table 1-8 lists the resistance tolerance for HardCopy III on-chip termination.

**Table 1-8. OCT Resistance Tolerance Specification for I/Os**

Symbol	Description	Conditions	Resistance Tolerance	Unit
25-Ω RS 3.0/2.5	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 3.0/2.5 V	±40	%
25-Ω RS 1.8/1.5	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 1.8/1.5 V	±40	%
25-Ω RS 1.2	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 1.2 V	±50	%
50-Ω RS 3.0/2.5	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 3.0/2.5 V	±40	%
50-Ω RS 1.8/1.5	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 1.8/1.5 V	±40	%
50-Ω RS 1.2	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 1.2 V	±50	%

Table 1-9 lists OCT variation with temperature and voltage after power-up calibration.



The R<sub>CAL</sub> is calibrated OCT at power-up. ΔT and ΔV are variations in temperature and voltage (V<sub>CCIO</sub>) at power-up.

**Table 1-9. OCT Variation after Power-up Calibration (Part 1 of 2) (Note 1)**

Symbol	Description	V <sub>CCIO</sub> (V)	Commercial Typical	Unit
dR/dV	OCT variation with voltage without recalibration	3.0	0.0297	%/mV
		2.5	0.0344	%/mV
		1.8	0.0499	%/mV
		1.5	0.0744	%/mV
		1.2	0.1241	%/mV

**Table 1-9. OCT Variation after Power-up Calibration (Part 2 of 2) (Note 1)**

Symbol	Description	V <sub>CCIO</sub> (V)	Commercial Typical	Unit
dR/dT	OCT variation with temperature without recalibration	3.0	0.189	%/°C
		2.5	0.208	%/°C
		1.8	0.266	%/°C
		1.5	0.273	%/°C
		1.2	0.317	%/°C

**Notes to Table 1-9:**

(1) Valid for V<sub>CCIO</sub> range of ± 5% and temperature range of 0° to 85° C.

To determine OCT variation without recalibration, use Table 1-9 and Equation 1-1.

**Equation 1-1. (1), (2), (3), (4), (5), (6)**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

**Notes to Equation 1-1:**

- (1) R<sub>OCT</sub> value calculated from Equation 1-1 shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V<sub>CCIO</sub> at power-up.
- (5) dR/dT is the percentage change of R<sub>SCAL</sub> with temperature.
- (6) dR/dV is the percentage change of R<sub>SCAL</sub> with voltage.

**Pin Capacitance**

Table 1-10 lists the HardCopy III device family pin capacitance.

**Table 1-10. HardCopy III Device Capacitance**

Symbol	Parameter	Typical	Unit
C <sub>IOTB</sub>	Input capacitance on top and bottom I/O pins	5	pF
C <sub>IOLR</sub>	Input capacitance on left and right I/O pins	5	pF
C <sub>CLKTB</sub>	Input capacitance on top and bottom dedicated clock input pins	4	pF
C <sub>CLKLR</sub>	Input capacitance on left and right dedicated clock input pins	4	pF
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output and feedback pins	5	pF
C <sub>CLK1</sub> , C <sub>CLK3</sub> , C <sub>CLK8</sub> , and C <sub>CLK10</sub>	Input capacitance for dedicated clock input pins	2	pF

**Hot Socketing**

Table 1-11 lists the hot socketing specifications for HardCopy III devices.

**Table 1-11. HardCopy III Hot Socketing Specifications (Part 1 of 2)**

Symbol	Parameter	Maximum
I <sub>IOPIN(DC)</sub>	DC current per I/O pin	300 μA

**Table 1–11. HardCopy III Hot Socketing Specifications (Part 2 of 2)**

Symbol	Parameter	Maximum
$I_{IOPIN(AC)}$	AC current per I/O pin	8 mA (1)

**Note to Table 1–11:**

- (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = Cdv/dt$ , in which C is I/O pin capacitance and  $dv/dt$  is the slew rate.

**Internal Weak Pull-Up Resistor**

Table 1–12 lists the weak pull-up resistor values for HardCopy III devices.

**Table 1–12. HardCopy III Internal Weak Pull-Up Resistor (Note 1), (2)**

Symbol	Parameter	Conditions	Typ	Unit
$R_{PU}$	Value of I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled	$V_{CCIO} = 3.0 V \pm 5\%$ (3)	25	k $\Omega$
		$V_{CCIO} = 2.5 V \pm 5\%$ (3)	25	k $\Omega$
		$V_{CCIO} = 1.8 V \pm 5\%$ (3)	25	k $\Omega$
		$V_{CCIO} = 1.5 V \pm 5\%$ (3)	25	k $\Omega$
		$V_{CCIO} = 1.2 V \pm 5\%$ (3)	25	k $\Omega$

**Notes to Table 1–12:**

- (1) All I/O pins have an option to enable weak pull-up except test and JTAG pins.  
(2) The internal weak pull-down feature is only available for JTAG TCK pin. The typical value for this internal weak pull-down resistor is around 25k.  
(3) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

**I/O Standard Specifications**

Table 1–13 through Table 1–18 list input voltage sensitivities ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for all I/O standards supported by HardCopy III devices. For an explanation of terms used in Table 1–13 through Table 1–18, refer to Table 1–30 on page 1–19.  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OL}$  and  $I_{OH}$ , respectively.

**Table 1–13. Single-Ended I/O Standards Specifications**

I/O Standard	$V_{CCIO}$ (V)			$V_{IL}$ (V)		$V_{IH}$ (V)		$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}$ (mA)	$I_{OH}$ (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.3-V LVTTTL	2.85	3	3.15	–0.3	0.8	1.7	3.6	0.4	2.4	2	–2
3.3-V LVCMOS	2.85	3	3.15	–0.3	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	0.1	–0.1
2.5-V LVTTTL/ LVCMOS	2.375	2.5	2.625	–0.3	0.7	1.7	3.6	0.2	2.1	0.1	–0.1
		2.5	2.625	–0.3	0.7	1.7	3.6	0.4	2	1	–1
		2.5	2.625	–0.3	0.7	1.7	3.6	0.7	1.7	2	–2
1.8-V LVTTTL/ LVCMOS	1.71	1.8	1.89	–0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	$V_{CCIO} - 0.45$	2	–2
1.5-V LVTTTL/ LVCMOS	1.425	1.5	1.575	–0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	–2
1.2-V LVTTTL/ LVCMOS	1.14	1.2	1.26	–0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	–2



**Table 1-13. Single-Ended I/O Standards Specifications**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.0-V PCI	2.85	3	3.15	—	0.3 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	3.6	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	—	0.35 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	—	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5

For an example of a voltage referenced receiver input waveform and an explanation of terms used in Table 1-14, refer to Figure 1-6 on page 1-21.

**Table 1-14. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 CLASS I, II	2.375	2.5	2.625	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 CLASS I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 CLASS I, II	1.425	1.5	1.575	0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.53 × V <sub>CCIO</sub>	0.47 × V <sub>CCIO</sub>	V <sub>REF</sub>	0.53 × V <sub>CCIO</sub>
HSTL-18 CLASS I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	V <sub>CCIO</sub> /2	—
HSTL-15 CLASS I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	V <sub>CCIO</sub> /2	—
HSTL-12 CLASS I, II	1.14	1.2	1.26	0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.53 × V <sub>CCIO</sub>	—	V <sub>CCIO</sub> /2	—

**Table 1-15. Single-Ended SSTL and HSTL I/O Standards Signal Specifications (Part 1 of 2)**

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 CLASS I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 CLASS II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.76	V <sub>TT</sub> + 0.76	16.2	-16.2
SSTL-18 CLASS I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 CLASS II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 CLASS I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	8	-8
SSTL-15 CLASS II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	16	-16
HSTL-18 CLASS I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 CLASS II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 CLASS I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8

Table 1-15. Single-Ended SSTL and HSTL I/O Standards Signal Specifications (Part 2 of 2)

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)	$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}$ (mA)	$I_{OH}$ (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
HSTL-15 CLASS II	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCIO} + 0.3$	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-12 CLASS I	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	8	-8
HSTL-12 CLASS II	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	16	-16

For receiver input and transmitter output waveforms, and for all differential I/O standards (LVDS, mini-LVDS, RSDS), refer to Figure 1-2 on page 1-20.  $V_{CC\_CLKIN}$  is the power supply for differential column clock input pins.  $V_{CCPD}$  is the power supply for row I/Os and all other column I/Os.

Table 1-16. Differential SSTL I/O Standard Specifications

I/O Standard	$V_{CCIO}$ (V)			$V_{SWING(DC)}$ (V)		$V_X(AC)$ (V)			$V_{SWING(AC)}$ (V)		$V_{OX(AC)}$ (V)		
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Typ	Max
SSTL-2 CLASS I, CLASS II	2.375	2.5	2.625	0.3	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.2$	—	$V_{CCIO}/2 + 0.2$	0.6	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.15$	—	$V_{CCIO}/2 + 0.15$
SSTL-18 CLASS I, CLASS II	1.71	1.8	1.89	0.3	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.175$	—	$V_{CCIO}/2 + 0.175$	0.5	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.125$	—	$V_{CCIO}/2 + 0.125$
SSTL-15 CLASS I, CLASS II	1.425	1.5	1.575	0.2	—	—	$V_{CCIO}/2$	—	0.4	—	—	$V_{CCIO}/2$	—

Table 1-17. Differential HSTL I/O Standards Specifications

I/O Standard	$V_{CCIO}$ (V)			$V_{DIF(DC)}$ (V)		$V_X(AC)$ (V)			$V_{CM(DC)}$ (V)			$V_{DIF(AC)}$ (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
HSTL-18 CLASS I, II	1.71	1.8	1.89	0.2	—	0.78	—	1.12	0.78	—	1.12	0.4	—
HSTL-15 CLASS I, II	1.425	1.5	1.575	0.2	—	0.68	—	0.9	0.68	—	0.9	0.4	—
HSTL-12 CLASS I, II	1.14	1.2	1.26	0.16	$V_{CCIO} + 0.3$	—	$0.5 \times V_{CCIO}$	—	$0.4 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.6 \times V_{CCIO}$	0.3	$V_{CCIO} + 0.48$

Table 1-18. Differential I/O Standard Specifications (Note 1) (Part 1 of 2)

I/O Standard	$V_{CCIO}$ (V)			$V_{ID}$ (mV)			$V_{ICM(DC)}$ (V)			$V_{OD}$ (V) (2)			$V_{OCM}$ (V) (2)		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
2.5-V LVDS (HIO)	2.375	2.5	2.625	100	$V_{CM} = 1.25V$	—	0.05	$D_{max} \leq 700$ Mbps	1.8	0.247	—	0.6	1.125	1.25	1.375
						—	1.05	$D_{max} > 700$ Mbps	1.55	0.247	—	0.6	1.125	1.25	1.375
2.5-V LVDS (VIO)	2.375	2.5	2.625	100	$V_{CM} = 1.25V$	—	0.05	$D_{max} \leq 700$ Mbps	1.8	0.247	—	0.6	1.0	1.25	1.5
						—	1.05	$D_{max} > 700$ Mbps	1.55	0.247	—	0.6	1.0	1.25	1.5

**Table 1-18. Differential I/O Standard Specifications (Note 1) (Part 2 of 2)**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV)			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) (2)			V <sub>OCM</sub> (V) (2)		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
RSDS (HIO)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25V	—	0.3	—	1.4	0.1	0.2	0.6	0.5	1.2	1.4
RSDS (VIO)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25V	—	0.3	—	1.4	0.1	0.2	0.6	0.5	1.2	1.5
Mini-LVDS (HIO)	2.375	2.5	2.625	200	—	600	0.4	—	1.325	0.25	—	0.6	1.0	1.2	1.4
Mini-LVDS (VIO)	2.375	2.5	2.625	200	—	600	0.4	—	1.325	0.25	—	0.6	1.0	1.2	1.5
LVPECL	2.375	2.5	2.625	300	—	—	0.6	D <sub>max</sub> ≤ 700 Mbps	1.8 (3)	—	—	—	—	—	—
	2.375	2.5	2.625	300	—	—	1.0	D <sub>max</sub> ≤ 700 Mbps	1.6 (3)	—	—	—	—	—	—

**Notes to Table 1-18:**

- (1) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (2) R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω
- (3) For D<sub>MAX</sub> > 700 Mbps, the minimum input voltage is 0.85 V; the maximum input voltage is 1.75 V. For F<sub>MAX</sub> ≤ 700 Mbps, the minimum input voltage is 0.45 V; the maximum input voltage is 1.95 V.

## Power Consumption

Altera offers the Excel-based EPE and the Quartus® II PowerPlay Power Analyzer feature to estimate power for your design.

Use the interactive Excel-based EPE before designing the HardCopy device to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of your design after the placement and routing is complete. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, combined with detailed circuit models, can yield very accurate power estimates.

For supply current estimates for V<sub>CCPGM</sub> and V<sub>CC\_CLKIN</sub>, refer [Table 1-4 on page 1-4](#). Use the EPE and PowerPlay Power Analyzer for current estimates of the remaining power supplies.



For more information about power estimation tools, refer to the [Power Play Early Power Estimator User Guide](#) and the [PowerPlay Power Analysis](#) chapter in volume 3 of the [Quartus II Device Handbook](#).

## Switching Characteristics

This section provides performance characteristics of HardCopy III core and periphery blocks for commercial grade devices. HardCopy III devices can meet, at minimum, the -3 speed grade of the Stratix III devices. Silicon characterization determines the actual performance of the HardCopy III devices. The following items define the characteristics:

- **Preliminary**—Created using simulation results, process data, and other known parameters.

- **Final**—Based on actual silicon characterization and testing. These numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions.

## Core Performance Specifications

This sections describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), TriMatrix, configuration, and JTAG specifications.

### Clock Tree Specifications

Table 1-19 lists clock tree performance specifications for the logic array, DSP blocks, and TriMatrix Memory blocks for HardCopy III devices.

**Table 1-19. HardCopy III Clock Tree Performance**

Device	Maximum Frequency	Unit
HC325	600	MHz
HC335	600	MHz

### PLL Specifications

Table 1-20 lists the HardCopy III PLL specifications when operating in both the commercial junction temperature range (0° to 85° C) and the industrial junction temperature range (-40° to 100°C). For a PLL block diagram, refer to Figure 1-4 on page 1-21.

**Table 1-20. HardCopy III PLL Specifications (Part 1 of 2)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{IN}$	Input clock frequency	5	—	717 (1)	MHz
$f_{INPFD}$	Input frequency to the PFD	5	—	325	MHz
$f_{VCO}$	PLL VCO operating range	600	—	1300	MHz
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	40	—	60	%
$f_{OUT}$	Output frequency for internal global or regional clock	—	—	600	MHz
$f_{OUT\_EXT}$	Output frequency for external clock input (-3 speed grade)	—	—	717 (2)	MHz
$t_{OUTDUTY}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%
$t_{FCOMP}$	External feedback clock compensation time	—	—	10	ns
$t_{CONFIGPLL}$	Time required to reconfigure PLL scan chain	—	3.5	—	scanclk cycles
$t_{CONFIGPHASE}$	Time required or reconfigure phase shift	—	1	—	scanclk cycles
$f_{SCANCLK}$	scanclk frequency	—	—	100	MHz
$t_{LOCK}$	Time required to lock from end of device configuration	—	—	1	ms
$t_{DLOCK}$	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	1	ms
$f_{CLBW}$	PLL closed-loop low bandwidth	—	0.3	—	MHz
	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth	—	4	—	MHz

**Table 1-20. HardCopy III PLL Specifications (Part 2 of 2)**

Symbol	Parameter	Min	Typ	Max	Unit
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	—	—	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on a reset signal	10	—	—	ns
t <sub>INCCJ</sub> (3)	Input clock cycle to cycle jitter (F <sub>REF</sub> ≥ 100 MHz)	—	—	0.15	UI (p-p)
	Input clock cycle to cycle jitter (F <sub>REF</sub> < 100 MHz)	—	—	±750	ps (p-p)
t <sub>OUTPJ_DC</sub> (4)	Period jitter for dedicated clock output (F <sub>OUT</sub> ≥ 100 MHz)	—	—	175	ps (p-p)
	Period jitter for dedicated clock output (F <sub>OUT</sub> < 100 MHz)	—	—	17.5	mUI (p-p)
t <sub>OUTCCJ_DC</sub> (4)	Cycle-to-cycle jitter for dedicated clock output (F <sub>OUT</sub> ≥ 100 MHz)	—	—	175	ps (p-p)
	Cycle-to-cycle jitter for dedicated clock output (F <sub>OUT</sub> < 100 MHz)	—	—	17.5	mUI (p-p)
t <sub>OUTPJ_IO</sub> (4)	Period Jitter for clock output on regular IO (F <sub>OUT</sub> ≥ 100 MHz)	—	—	600	ps (p-p)
	Period Jitter for clock output on regular IO (F <sub>OUT</sub> < 100 MHz)	—	—	60	mUI (p-p)
t <sub>OUTCCJ_IO</sub> (4)	Cycle-to-cycle jitter for clock output on regular IO (F <sub>OUT</sub> ≥ 100 MHz)	—	—	600	ps (p-p)
	Cycle-to-cycle jitter for clock output on regular IO (F <sub>OUT</sub> < 100 MHz)	—	—	60	mUI (p-p)
t <sub>CASC_OUTPJ_DC</sub> (5), (6)	Period Jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> ≥ 100 MHz)	—	—	250	ps (p-p)
	Period Jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> < 100 MHz)	—	—	25	mUI (p-p)
f <sub>DRIFT</sub>	Frequency drift after PFDENA is disabled for duration of 100 us	—	—	±10	%

**Notes to Table 1-20:**

- (1) This specification is limited in Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O F<sub>MAX</sub> or F<sub>OUT</sub> of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 120 ps.
- (4) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.
- (5) The cascaded PLL specification is only applicable in Upstream PLL (0.59MHz ≤ Upstream PLL BW < 1 MHz) and Downstream PLL (Downstream PLL BW > 2 MHz) conditions.
- (6) High bandwidth PLL settings are not supported in external feedback mode.

## DSP Block Specifications

Table 1-21 lists the HardCopy III DSP performance specifications.

**Table 1-21. HardCopy III DSP Block Performance Specifications (Part 1 of 2) (Note 1)**

Mode	Number of Multipliers	Maximum Frequency		Unit
		Flipchip	Wirebond	
9 × 9-bit multiplier (a, c, e, g) (2)	1	345	276	MHz
9 × 9-bit multiplier (b, d, f, h) (2)	1	385	308	MHz
12 × 12-bit multiplier (a, e) (3)	1	345	276	MHz
12 × 12-bit multiplier (b, d, f, h) (3)	1	385	308	MHz
18 × 18-bit multiplier	1	425	340	MHz
36 × 36-bit multiplier	1	345	276	MHz
Double mode	1	345	276	MHz

**Table 1-21. HardCopy III DSP Block Performance Specifications (Part 2 of 2) (Note 1)**

Mode	Number of Multipliers	Maximum Frequency		Unit
		Flipchip	Wirebond	
18 × 18-bit multiply accumulator	4	370	296	MHz
18 × 18-bit multiply adder	4	380	304	MHz
18 × 18-bit multiply adder-signed full precision	2	380	304	MHz
18 × 18-bit multiply adder with loopback (4)	2	300	240	MHz
36-bit shift (32-bit data)	1	370	296	MHz

**Notes to Table 1-21:**

- (1) Maximum is for fully pipelined block with **round** and **saturation** disabled.
- (2) The DSP block implements eight independent 9 × 9-bit multipliers using a, b, c, and d for the top half of the DSP block and e, f, g, and h for the bottom DSP half block multipliers.
- (3) The DSP block implements six independent 12 × 12-bit multipliers using a, b, and d for the top half of the DSP half block and e, f, and h for the bottom DSP half block multipliers.
- (4) Maximum for non-pipelined block with loopback input registers disabled with **round** and **saturation** disabled.

**TriMatrix Memory Block Specifications**

Table 1-22 lists the HardCopy III TriMatrix memory block specifications.

**Table 1-22. HardCopy III TriMatrix Memory Block Performance Specifications (Part 1 of 2)**

Memory	Mode	TriMatrix Memory	Maximum Frequency		Unit
			Flipchip	Wirebond	
MLAB	Single port 16 × 10	1	500	375	MHz
	Simple dual-port 16 × 20	1	500	375	MHz
	ROM 64 × 10	1	500	375	MHz
	ROM 32 × 20	1	500	375	MHz
M9K	Single-port 8K × 1	1	540	405	MHz
	Single-port 4K × 2 or 2K × 4	1	540	405	MHz
	Single-port 1K × 9, 512 × 18, or 256 × 36	1	540	405	MHz
	Simple dual-port, 8K × 1	1	490	368	MHz
	Simple dual-port, 4K × 2 or 2K × 4	1	490	368	MHz
	Simple dual-port, 1K × 9, 512 × 18, or 256 × 36	1	490	368	MHz
	Simple dual-port, 8K × 1, 4K × 2, or 2K × 4 with the read-during-write option set to "Old Data"	1	340	255	MHz
	Simple dual-port, 1K × 9, 512 × 18, or 256 × 36 with the read-during-write option set to "Old Data"	1	340	255	MHz
	True dual-port, 8K × 1	1	430	323	MHz

**Table 1-22. HardCopy III TriMatrix Memory Block Performance Specifications (Part 2 of 2)**

Memory	Mode	TriMatrix Memory	Maximum Frequency		Unit
			Flipchip	Wirebond	
M9K	True dual-port, 4K × 2 or 2K × 4	1	430	323	MHz
	True dual-port, 1K × 9 or 512 × 18	1	430	323	MHz
	True dual-port, 8K × 1, 4K × 2, or 2K × 4 with the read-during-write option set to “Old Data”	1	335	236	MHz
	True dual-port, 1K × 9 or 512 × 18 with the read-during-write option set to “Old Data”	1	335	236	MHz
	ROM 1P, 8K × 1, 4K × 2, or 2K × 4	1	540	405	MHz
	ROM 1P, 1K × 9, 512 × 18, or 256 × 36	1	540	405	MHz
	ROM 2P, 8K × 1, 4K × 2, or 2K × 4	1	540	405	MHz
	ROM 2P, 1K × 9, or 512 × 18	1	540	405	MHz
	Min Pulse Width (Clock High Time)	—	800	1067	ps
	Min Pulse Width (Clock Low Time)	—	625	831	ps
M144K	True dual-port 16K × 9 or 8K × 18	1	350	263	MHz
	True dual-port 4K × 36	1	350	263	MHz
	Simple dual-port 16K × 9 or 8K × 18	1	375	281	MHz
	Simple dual-port 4K × 36 or 2K × 72	1	375	281	MHz
	ROM 1 Port	1	450	338	MHz
	ROM 2 Port	1	425	319	MHz
	Single-port 16K × 9 or 8K × 18	1	400	300	MHz
	Single-port 4K × 36	1	400	300	MHz
	True dual-port 16K × 9, 8K × 18, or 4K × 36 with the read-during-write option set to “Old Data”	1	225	169	MHz
M144K	Simple dual-port 16K × 9, 8K × 18, 4K × 36, or 2K × 72 with the read-during-write option set to “Old Data”	1	225	169	MHz
	Simple dual-port 2K × 64 (with ECC)	1	295	221	MHz
	Min Pulse Width (Clock High Time)	—	1382	1843	ps
	Min Pulse Width (Clock Low Time)	—	690	920	ps

## JTAG Specifications

Table 1-23 lists the JTAG timing parameters and values for HardCopy III devices. For JTAG timing requirements, refer to Figure 1-3 on page 1-20.

**Table 1-23. HardCopy III JTAG Timing Parameters and Values**

Symbol	Parameter	Flipchip		Wirebond		Unit
		Min	Max	Min	Max	
$t_{JCP}$	TCK clock period	30	—	40	—	ns
$t_{JCH}$	TCK clock high time	14	—	19	—	ns
$t_{JCL}$	TCK clock low time	14	—	19	—	ns
$t_{JPSU\_TDI}$	JTAG port setup time for TDI	1	—	1	—	ns
$t_{JPSU\_TMS}$	JTAG port setup time for TMS	3	—	3	—	ns
$t_{JPH}$	JTAG port hold time	5	—	5	—	ns
$t_{JPCO}$	JTAG port clock to output	—	14 (1)	—	16 (1)	ns
$t_{JPZX}$	JTAG port high impedance to valid output	—	14 (1)	—	16 (1)	ns
$t_{JPXZ}$	JTAG port valid output to high impedance	—	14 (1)	—	16 (1)	ns

**Note to Table 1-23:**

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO} = 15$  ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 16 ns if it equals 1.8 V.



## Periphery Performance

This section describes the periphery performance, including high-speed I/O, external memory interface, and OCT calibration block specifications.

### High-Speed I/O Specifications

For definitions of high-speed timing specifications, refer to [Table 1-30 on page 1-19](#).

[Table 1-24](#) lists the high-speed I/O timing for HardCopy III devices.

**Table 1-24. High-Speed I/O Specifications—Preliminary (Part 1 of 2) (Note 1), (2), (3)**

Symbol	Conditions	Flipchip			Wirebond		
		Min	Typ	Max	Min	Typ	Max
<b>Transmitter</b>							
Dedicated LVDS— $f_{\text{HSDR}}$ (data rate)	SERDES factor J = 3 to 10	150	—	1250	150	—	840
	SERDES factor J = 2, uses DDR registers	(4)	—	1250	(4)	—	840
	SERDES factor J = 1, uses SDR register	(4)	—	717	(4)	—	450
LVDS_E_3R— $f_{\text{HSDRDPA}}$ (data rate)	SERDES factor J = 4 to 10	(4)	—	1000	(4)	—	640
LVDS_E_1R— $f_{\text{HSDRDPA}}$ (data rate)		(4)	—	200	(4)	—	170
$t_x$ Jitter	Total Jitter for data rate, 600 Mbps - 1.6G bps	—	—	160	—	—	160
	Total Jitter for data rate, < 600 Mbps	—	—	0.1	—	—	0.1
$t_{\text{DUTY}}$	Tx output clock duty cycle	45	50	55	45	50	55
$t_{\text{RISE}}$ and $t_{\text{FALL}}$	Dedicated LVDS	—	—	200	—	200	—
	LVDS_E_3R	—	—	350	—	350	—
	LVDS_E_1R	—	—	500	—	500	—
TCCS	Dedicated LVDS	—	—	100	—	—	200
	LVDS_E_3R/ LVDS_E_1R	—	—	250	—	—	250
<b>Receiver</b>							
$f_{\text{HSDRDPA}}$ (data rate)	SERDES factor J = 3 to 10	150	—	1250	150	—	840
<b>DPA Mode</b>							
DPA run length	—	—	—	10000	—	—	10000

**Table 1-24. High-Speed I/O Specifications—Preliminary (Part 2 of 2) (Note 1), (2), (3)**

Symbol	Conditions	Flipchip			Wirebond		
		Min	Typ	Max	Min	Typ	Max
<b>Soft CDR mode</b>							
Soft-CDR PPM tolerance	—	—	—	300	—	—	
<b>Non DPA Mode</b>							
Sampling Window	All differential I/O standards	—	—	300	—	—	400

**Notes to Table 1-24:**

- (1) Numbers are preliminary pending characterization.
- (2) When J = 3 to 10, the SERDES block is used.
- (3) When J = 1 or 2, the SERDES block is bypassed.
- (4) The minimum specification is dependent on the clock source (for example, PLL and clock pin) and the clock routing resource (global, regional, or local) is used.

Table 1-25 lists the DPA lock time specifications.

**Table 1-25. DPA Lock Time Specifications – Preliminary (Note 1)**

Standard	Training Pattern	Transition Density	Min	Typ	Max	Unit
SPI-4	000000000111111111	10%	TBD	—	—	Number of repetitions
Parallel Rapid I/O	00001111	25%	TBD	—	—	Number of repetitions
	10010000	50%	TBD	—	—	Number of repetitions
Miscellaneous	10101010	100%	TBD	—	—	Number of repetitions
	01010101	100%	TBD	—	—	Number of repetitions

**Note to Table 1-25:**

- (1) Pending silicon characterization.

**DLL and DQS Logic Block Specifications**

Table 1-26 lists the delay-locked loop (DLL) frequency range specifications for HardCopy III devices.

**Table 1-26. HardCopy III DLL Frequency Range Specifications**

Frequency Mode	DQS Delay Setting	Number of Delay Chains	$f_{MIN}$ (MHz)	$f_{MAX}$ (MHz)
0	6 bits	16	90	130
1	6 bits	12	120	170
2	6 bits	10	150	210
3	6 bits	8	180	250
4	5 bits	12	240	320
5	5 bits	10	290	380
6	5 bits	8	360	450

Table 1-27 lists the DQS phase offset delay per setting for HardCopy III devices.

**Table 1-27. Average DQS Phase Offset Delay per Setting (Note 1), (2), (3)**

Min	Typ	Max	Unit
7	11	15	ps

**Notes to Table 1-27:**

- (1) The valid settings for phase offset are -64 to +63 for frequency modes 0 to 3 and -32 to +31 for frequency modes 4 to 6.
- (2) The typical value equals the average of the minimum and maximum values.
- (3) The delay settings are linear with a cumulative delay variation of ±20 ps for all speed grades.

### OCT Calibration Block Specifications

Table 1-28 lists the OCT calibration block specifications for HardCopy III devices.

**Table 1-28. OCT Calibration Block Specification**

Symbol	Description	Min	Typical	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks.	—	—	20	MHz
t <sub>OCTCAL</sub>	Number of OCTUSRCLK clock cycles required for OCT R <sub>S</sub> and RT calibration.	—	1000	—	cycles
t <sub>OCTSHIFT</sub>	Number of OCTUSRCLK clock cycles required for OCT code to shift out per OCT calibration block.	—	28	—	cycles
t <sub>RS_RT</sub>	Time required to switch from R <sub>S</sub> to R <sub>T</sub> dynamically.	—	2.5	—	ns

### Duty Cycle Distortion (DCD) Specifications

Table 1-29 lists the worst case DCD for HardCopy III devices. Detailed information on DCD is published after characterization.

**Table 1-29. DCD on HardCopy III I/O Pins**

Symbol	Min	Max	Unit
Output Duty Cycle	45	55	%

## Glossary

Table 1-30 lists the glossary for this chapter.

**Table 1-30. Glossary Table (Part 1 of 4)**

Letter	Subject	Definitions
A	—	—
B	—	—
C	—	—

Table 1-30. Glossary Table (Part 2 of 4)

Letter	Subject	Definitions
D	Differential I/O Standards	<p><b>Figure 1-2. Receiver Input Waveforms</b></p>
E	—	—
F	$f_{HSCLK}$	High-speed I/O Block: High-speed receiver/transmitter input and output clock frequency.
	$f_{HSDR}$	High-speed I/O Block: Maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/TUI$ ), non-DPA.
	$f_{HS DRDPA}$	High-speed I/O Block: Maximum/minimum LVDS data transfer rate ( $f_{HS DRDPA} = 1/TUI$ ), DPA.
G	—	—
H	—	—
I	—	—
J	J	High-speed I/O Block: Deserialization factor (width of parallel data bus).
	JTAG Timing Specifications	<p><b>Figure 1-3. JTAG Timing Specifications</b></p>
K	—	—
L	—	—
M	—	—
N	—	—
O	—	—

Table 1-30. Glossary Table (Part 3 of 4)




Letter	Subject	Definitions
P	PLL Specifications	<p>The block diagram shown in the following figure highlights the PLL specification parameters:</p> <p><b>Figure 1-4. Diagram of PLL Specifications (Note 1)</b></p>  <p><b>Note to Figure 1-4:</b> (1) Core clock can only be fed by dedicated clock input pins or PLL outputs.</p>
Q	—	—
R	$R_L$	Receiver differential input discrete resistor (external to HardCopy III device).
	SW (sampling window)	<p>The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.</p> <p><b>Figure 1-5. Timing Diagram</b></p> 
S	Single-ended Voltage Referenced I/O Standard	<p>The JEDEC standard for <b>SSTI</b> and <b>HSTL</b> I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state maintains as long as the input stays beyond the DC threshold. This approach provides predictable receiver timing in the presence of input waveform ringing.</p> <p><b>Figure 1-6. Single-Ended Voltage Referenced I/O Standard</b></p> 

Table 1-30. Glossary Table (Part 4 of 4)

Letter	Subject	Definitions
<b>T</b>	$t_C$	High-speed receiver and transmitter input and output clock period.
	TCCS (channel-to-channel-skew)	The timing difference between the fastest and the slowest output edges, including $t_{C0}$ variation and clock skew, across channels driven by the same PLL. The clock is in the TCCS measurement (refer to Figure 1-5 under <b>S</b> in this table).
	$t_{DUTY}$	High-speed I/O Block: Duty cycle on high-speed transmitter output clock. Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w$ )
	$t_{FALL}$	Signal high-to-low transition time (80-20%)
	$t_{INCCJ}$	Cycle-to-cycle jitter tolerance on PLL clock input
	$t_{OUTPJ\_IO}$	Period jitter on general purpose I/O driven by a PLL
	$t_{OUTPJ\_DC}$	Period jitter on dedicated clock output driven by a PLL
	$t_{RISE}$	Signal low-to-high transition time (20-80%)
<b>U</b>	—	—
<b>V</b>	$V_{CM(DC)}$	DC common mode input voltage.
	$V_{ICM}$	Input common mode voltage: The common mode of the differential signal at the receiver.
	$V_{ID}$	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	$V_{DIF(AC)}$	AC differential input voltage: Minimum AC input differential voltage required for switching.
	$V_{DIF(DC)}$	DC differential input voltage: Minimum DC input differential voltage required for switching.
	$V_{IH}$	Voltage input high: The minimum positive voltage applied to the input that the device accepts as a logic high.
	$V_{IH(AC)}$	High-level AC input voltage
	$V_{IH(DC)}$	High-level DC input voltage
	$V_{IL}$	Voltage input low: The maximum positive voltage applied to the input that the device accepts as a logic low.
	$V_{IL(AC)}$	Low-level AC input voltage
	$V_{IL(DC)}$	Low-level DC input voltage
	$V_{OCM}$	Output common mode voltage: The common mode of the differential signal at the transmitter.
$V_{OD}$	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.	
<b>W</b>	W	High-speed I/O Block: Clock boost factor
<b>X</b>	—	—
<b>Y</b>	—	—
<b>Z</b>	—	—

## Document Revision History

Table 1-31 lists the revision history for this document.

**Table 1-31. Document Revision History**

Date	Version	Changes
December 2011	4.1	<ul style="list-style-type: none"> <li>■ Updated operating junction temperature value in Table 1-1.</li> <li>■ Updated Device Recommended Operating Conditions</li> <li>■ Added Table 1-6 Bus Hold Specifications</li> <li>■ Updated Differential I/O Standard Specifications</li> <li>■ Updated HardCopy III I/O pin leakage current value.</li> <li>■ Updated supply current specifications for <math>V_{CC\_CLKIN}</math> and <math>V_{CCPGM}</math> values.</li> <li>■ Updated JTAG timing parameters values.</li> <li>■ Updated DSP block performance specification.</li> <li>■ Updated the TriMatrix memory block performance specifications.</li> <li>■ Updated DLL frequency range specifications.</li> <li>■ Updated hot socketing values.</li> <li>■ Updated device capacitance values.</li> <li>■ Updated internal weak pull-up resistor values.</li> <li>■ Updated I/O OCT resistance tolerance values.</li> <li>■ Updated OCT with calibration specification values.</li> <li>■ Updated OCT variation after power-up calibration values.</li> <li>■ Updated PLL specification values.</li> </ul>
January 2011	4.0	<ul style="list-style-type: none"> <li>■ Updated Table 1-19, Table 1-21, and Table 1-23.</li> <li>■ Removed “External Memory Interface Specifications” and “I/O Timing” sections .</li> <li>■ Added a note to Table 1-23.</li> <li>■ Updated the “Glossary” section.</li> <li>■ Made general editorial changes.</li> <li>■ Updated to the new document template.</li> </ul>
June 2009	3.0	Added new part numbers and clock tree performance specifications (Table 1-18).
December 2008	2.0	<ul style="list-style-type: none"> <li>■ Updated Table 1-3.</li> <li>■ Updated Table 1-19.</li> <li>■ Updated Table 1-23.</li> <li>■ Made minor editorial changes.</li> </ul>
May 2008	1.0	Initial release.





As part of the Altera® initiative to provide enhanced commercial off-the-shelf (COTS) devices for wider applications, the temperature range for the HardCopy® III device families has been extended to enable operation across the extended temperature range (–40°C to 125°C). This extension allows design engineers who are working on systems with stringent temperature requirements to benefit from the cost savings by using commercially available HardCopy III ASICs.

HardCopy III ASICs are extremely robust and capable of operating across a wide temperature range with excellent reliability. This chapter describes the Altera support for HardCopy III extended temperature range operation with the appropriate background information. It also explains how to use HardCopy III devices across the extended temperature range operation, along with any limitations in operation that affect the HardCopy III datasheet specifications.

These guidelines have been determined through additional characterization of HardCopy III devices on samples of production silicon across the extended temperature ranges (125°C and –40°C). While characterizations demonstrate correct operation across extended temperatures by design, production testing of industrial grade devices for extended temperature range operation is performed at 100°C.

### Extended Temperature Support

Extended temperature operation requires additional timing margin over industrial temperature operation to compensate for the potentially increased variation of  $f_{MAX}$  across temperature. For the Stratix® III FPGA prototype devices, the increased timing margin is achieved by compiling the design using an industrial I4 part and setting the temperature range from –40°C to 125°C in the Quartus® II software. The Quartus II software provides separate timing models at 125°C for slow corner and –40°C for fast corner. By selecting a HardCopy III companion device and extended temperature range (–40°C min and 125°C max) in the operating temperature condition, the Quartus II software uses the appropriate timing models to ensure that the constraints of extended temperature range operation are met.

The extended temperature range support design flow is the same as that for commercial and industrial devices. Use the Quartus II HardCopy III Advisor to help guide you through the flow to ensure your design is ready for submission to the Altera HardCopy Design Center.

Table 2–1 lists the HardCopy III device part numbers that support the extended temperature operation.

**Table 2–1. HardCopy III Extended Temperature Support**

HardCopy Family	Device	Package	Extended Temperature Support
HardCopy III	HC325	All	Yes
	HC335	All	Yes

© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

## Software Support

The HardCopy III extended temperature grade device models are supported in the following versions of these tools:

- The PowerPlay Early Power Estimator (EPE) or the PowerPlay Power Analyzer software, version 11.1 or later. Download these tools from:  
[www.altera.com/support/devices/estimator/pow-powerplay.html](http://www.altera.com/support/devices/estimator/pow-powerplay.html)
- The Quartus II software, version 11.1 or later. Download the software from:  
[www.altera.com/products/software/quartus-ii/subscription-edition/qts-se-index.html](http://www.altera.com/products/software/quartus-ii/subscription-edition/qts-se-index.html)

## Limitations to Datasheet Specifications

This section describes the limitations to the HardCopy III datasheet specifications when operating HardCopy III devices at extended temperature range. Characterization results show that HardCopy III device operation across the extended temperature range is bounded by the industrial grade of the datasheet specifications and any relevant errata, except where noted below.

## DSP Block Specifications

Table 2–2 lists the HardCopy III DSP block performance specifications.

**Table 2–2. HardCopy III DSP Block Performance Specifications (Note 1)**

Mode	Number of Multipliers	Maximum Frequency		Unit
		Flipchip	Wirebond	
9 x 9-bit multiplier (a, c, e, g) (2)	1	315	252	MHz
9 x 9-bit multiplier (b, d, f, h) (2)	1	375	300	MHz
12 x 12-bit multiplier (a, e) (3)	1	315	252	MHz
12 x 12-bit multiplier (b, d, f, h) (3)	1	375	300	MHz
18 x 18-bit multiplier	1	400	320	MHz
36 x 36-bit multiplier	1	315	252	MHz
Double mode	1	315	252	MHz
18 x 18-bit multiply accumulator	4	330	264	MHz
18 x 18-bit multiply adder	4	345	276	MHz
18 x 18-bit multiply adder-signed full precision	2	345	276	MHz
18 x 18-bit multiply adder with loopback (4)	2	300	240	MHz
36-bit shift (32-bit data)	1	330	264	MHz

### Notes to Table 2–2:

- (1) The maximum is for a fully pipelined block with **round** and **saturation** disabled.
- (2) The DSP block implements eight independent 9 x 9-bit multipliers using a, b, c, and d for the top half of the DSP block; and e, f, g, and h for the bottom half of the DSP block multipliers.
- (3) The DSP block implements six independent 12 x 12-bit multipliers using a, b, and d for the top half of the DSP block; and e, f, and h for the bottom half of the DSP block multipliers.
- (4) The maximum for a non-pipelined block with loopback input registers disabled with **round** and **saturation** disabled.

## TriMatrix Memory Block Specifications

Table 2-3 lists the HardCopy III TriMatrix memory block specifications.

**Table 2-3. HardCopy III TriMatrix Memory Block Performance Specifications (Part 1 of 2)**

Memory	Mode	TriMatrix Memory	Maximum Frequency		Unit
			Flipchip	Wirebond	
MLAB	Single port 16 × 10	1	450	338	MHz
	Simple dual-port 16 × 20	1	450	338	MHz
	ROM 64 × 10	1	450	338	MHz
	ROM 32 × 20	1	450	338	MHz
M9K	Single-port 8K × 1	1	405	304	MHz
	Single-port 4K × 2 or 2K × 4	1	405	304	MHz
	Single-port 1K × 9, 512 × 18, or 256 × 36	1	460	345	MHz
	Simple dual-port, 8K × 1	1	400	300	MHz
	Simple dual-port, 4K × 2 or 2K × 4	1	400	300	MHz
	Simple dual-port, 1K × 9, 512 × 18, or 256 × 36	1	400	300	MHz
	Simple dual-port, 8K × 1, 4K × 2, or 2K × 4 with the read-during-write option set to “Old Data”	1	265	199	MHz
	Simple dual-port, 1K × 9, 512 × 18, or 256 × 36 with the read-during-write option set to “Old Data”	1	265	199	MHz
	True dual-port, 8K × 1	1	435	326	MHz
M9K	True dual-port, 4K × 2 or 2K × 4	1	370	278	MHz
	True dual-port, 1K × 9 or 512 × 18	1	370	278	MHz
	True dual-port, 8K × 1, 4K × 2, or 2K × 4 with the read-during-write option set to “Old Data”	1	245	184	MHz
	True dual-port, 1K × 9 or 512 × 18 with the read-during-write option set to “Old Data”	1	245	184	MHz
	ROM 1P, 8K × 1, 4K × 2, or 2K × 4	1	405	304	MHz
	ROM 1P, 1K × 9, 512 × 18, or 256 × 36	1	405	304	MHz
	ROM 2P, 8K × 1, 4K × 2, or 2K × 4	1	405	304	MHz
	ROM 2P, 1K × 9, or 512 × 18	1	405	304	MHz
	Min Pulse Width (Clock High Time)	—	800	1067	ps
	Min Pulse Width (Clock Low Time)	—	625	831	ps

**Table 2-3. HardCopy III TriMatrix Memory Block Performance Specifications (Part 2 of 2)**

Memory	Mode	TriMatrix Memory	Maximum Frequency		Unit
			Flipchip	Wirebond	
M144K	True dual-port 16K × 9 or 8K × 18	1	310	233	MHz
	True dual-port 4K × 36	1	310	233	MHz
	Simple dual-port 16K × 9 or 8K × 18	1	325	244	MHz
	Simple dual-port 4K × 36 or 2K × 72	1	325	244	MHz
	ROM 1 Port	1	420	315	MHz
	ROM 2 Port	1	380	285	MHz
	Single-port 16K × 9 or 8K × 18	1	350	263	MHz
	Single-port 4K × 36	1	350	263	MHz
	True dual-port 16K × 9, 8K × 18, or 4K × 36 with the read-during-write option set to “Old Data”	1	200	150	MHz
M144K	Simple dual-port 16K × 9, 8K × 18, 4K × 36, or 2K × 72 with the read-during-write option set to “Old Data”	1	200	150	MHz
	Simple dual-port 2K × 64 (with ECC)	1	245	171	MHz
	Min Pulse Width (Clock High Time)	—	1382	1843	ps
	Min Pulse Width (Clock Low Time)	—	690	920	ps

## Transceiver Performance Specifications

Transceiver performance is supported up to 3Gbps protocols only.

 For additional information about extended temperature support, refer to the *Stratix III Military Temperature Range Support Technical Brief*.

## Document Revision History

Table 2-4 lists the revision history for this document.

**Table 2-4. Document Revision History**

Date	Version	Changes
March 2012	1.0	Initial release.

This chapter provides additional information about the document and Altera.

## How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	<a href="http://www.altera.com/support">www.altera.com/support</a>
Technical training	Website	<a href="http://www.altera.com/training">www.altera.com/training</a>
	Email	<a href="mailto:custrain@altera.com">custrain@altera.com</a>
Product literature	Website	<a href="http://www.altera.com/literature">www.altera.com/literature</a>
Non-technical support (General) (Software Licensing)	Email	<a href="mailto:nacomp@altera.com">nacomp@altera.com</a>
	Email	<a href="mailto:authorization@altera.com">authorization@altera.com</a>









**Note to Table:**

(1) You can also contact your local Altera sales office or sales representative.

## Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning
<b>Bold Type with Initial Capital Letters</b>	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, <b>Save As</b> dialog box. For GUI elements, capitalization matches the GUI.
<b>bold type</b>	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, <b>\qdesigns</b> directory, <b>D:</b> drive, and <b>chiptrip.gdf</b> file.
<i>Italic Type with Initial Capital Letters</i>	Indicate document titles. For example, <i>Stratix IV Design Guidelines</i> .
<i>italic type</i>	Indicates variables. For example, $n + 1$ . Variable names are enclosed in angle brackets (< >). For example, <file name> and <project name>.pof file.
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.
“Subheading Title”	Quotation marks indicate references to sections within a document and titles of Quartus II Help topics. For example, “Typographic Conventions.”

Visual Cue	Meaning
Courier type	<p>Indicates signal, port, register, bit, block, and primitive names. For example, <code>data1</code>, <code>tdi</code>, and <code>input</code>. The suffix <code>n</code> denotes an active-low signal. For example, <code>resetn</code>.</p> <p>Indicates command line commands and anything that must be typed exactly as it appears. For example, <code>c:\qdesigns\tutorial\chiptrip.gdf</code>.</p> <p>Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword <code>SUBDESIGN</code>), and logic function names (for example, <code>TRI</code>).</p>
	An angled arrow instructs you to press the Enter key.
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
	Bullets indicate a list of items when the sequence of the items is not important.
	The hand points to information that requires special attention.
	A question mark directs you to a software help system with related information.
	The feet direct you to another document or website with related information.
	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
	A warning calls attention to a condition or possible situation that can cause you injury.
	The envelope links to the <a href="#">Email Subscription Management Center</a> page of the Altera website, where you can sign up to receive update notifications for Altera documents.