

# Intel® Accelerator Functional Unit (AFU) Simulation Environment (ASE) Quick Start User Guide

Updated for Intel® Acceleration Stack: **1.0 Production**



**Subscribe**

**Send Feedback**

**UG-20091 | 2018.04.11**

Latest document on the web: [PDF](#) | [HTML](#)



## Contents

---

<b>1. Intel® Accelerator Functional Unit (AFU) Simulation Environment (ASE).....</b>	<b>3</b>
1.1. System Requirements.....	4
1.2. Setting Up the ASE Environment.....	5
1.3. Installing the OPAE Software.....	7
1.4. Simulating the hello_afu AFU using the ASE (Client-Server Mode).....	7
1.4.1. About the Simulation Log Files.....	12
1.5. Simulating the hello_afu AFU using the ASE (Regression Mode).....	12
1.6. Simulating your Custom AFU.....	13
1.7. Troubleshooting.....	15
1.8. Document Revision History for Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) Quick Start User Guide.....	15



## 1. Intel® Accelerator Functional Unit (AFU) Simulation Environment (ASE)

The Intel® Accelerator Functional Unit (AFU) Simulation Environment (ASE) is a hardware software co-simulation environment for the Intel Xeon FPGA development kit based on the Direct Programming Interface (DPI).

The ASE provides a transactional model for the Core Cache Interface (CCI-P) protocol and a memory model for the FPGA-attached local memory. The CCI-P transactional model verifies CCI-P protocol correctness. The local memory model provides a simulation model for the dual-memory banks on the Intel Acceleration Stack for Intel Xeon® CPU with FPGAs daughtercard.

The ASE also validates Accelerator Functional Unit (AFU) compliance to the following protocols and APIs:

- CCI-P protocol specification
- Avalon® Memory Mapped (Avalon-MM) Interface Specification
- Open Programmable Acceleration Engine

This document describes how to simulate a sample AFU using the ASE environment. Refer to *Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) User Guide* for comprehensive details on ASE capabilities and internal architecture.

**Table 1. Acceleration Stack for Intel Xeon CPU with FPGAs Glossary**

Term	Abbreviation	Description
Intel Acceleration Stack for Intel Xeon CPU with FPGAs	Acceleration Stack	A collection of software, firmware and tools that provides performance-optimized connectivity between an Intel FPGA and an Intel Xeon processor.
Intel Programmable Acceleration Card with Intel Arria® 10 GX FPGA	Intel PAC with Arria 10 GX FPGA	PCIe* accelerator card with an Intel Arria 10 FPGA. Contains a FPGA Interface Manager (FIM) that pairs with an Intel Xeon processor over PCIe bus.
Intel Xeon Scalable Platform with Integrated FPGA	Integrated FPGA Platform	Intel Xeon plus FPGA platform with the Intel Xeon and an FPGA in a single package and sharing a coherent view of memory via Ultra Path Interconnect (UPI).

### Related Information

[Intel Accelerator Functional Unit \(AFU\) Simulation Environment \(ASE\) User Guide](#)



## **1.1. System Requirements**

- 64-bit Linux operating system. ASE has been tested on CentOS 7.4 with Linux kernel 3.10
- Simulator:
  - 64-bit Synopsys\* VCS-MX-2016.06-SP2-1 RTL Simulator
  - 64-bit Mentor Graphics\* Modelsim SE Simulator (Version 10.5c)
  - 64-bit Mentor Graphics QuestaSim Simulator (Version 10.5c)
- C-Compiler: gcc 4.7.0 and above
- cmake: version 2.8.12
- GLIBC: version 2.17 or above
- Python: version 2.7 or above
- Intel Quartus® Prime Pro Edition (17.0.0 version)



## 1.2. Setting Up the ASE Environment

Refer the *Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA* to install and setup the hardware and software components of the Acceleration Stack. Your system must meet the requirements mentioned in the *Getting Started* section of the *Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA*.

Set the following environment variables before running ASE:

1. For VCS:

```
$ export VCS_HOME=<path to VCS installation directory>
$ export PATH=$VCS_HOME/bin:$PATH
```

**Figure 1. Installation Directory Structure (VCS)**

```
admin bin etc gnu include linux mmc suse32 vcfa vgcommon
amd64 doc flexlm gui install.log linux64 packages suse64 verific vms
```

Make sure your system has a valid VCS license.

2. For Modelsim SE/QuestaSim:

```
$ export MTI_HOME=<path to Modelsim installation directory>

$ export PATH=$MTI_HOME/linux_x86_64/:$MTI_HOME/bin/:$PATH
```

**Figure 2. Installation Directory Structure (Modelsim/Questa)**

```
avm gcc32 ieee LICENSE mpich2 perl_src sv_std uvm-1.1d vhdopt_lib
bin gcc-4.3.3-linux ieee_env linux _msidata RELEASE_NOTES synopsys uvm-1.2 vhdl_src
cov_src gcc-4.3.3-linux_x86_64 ieeepure linux_x86_64 osver RELEASE_NOTES.html tcl uvmc-2.3.1 vital1995
docs gcc-4.5.0-linux include mc2_lib osvrm RELEASE_NOTES.txt tcl.fs uvm_reg-1.1 vital2000
drill_src gcc-4.5.0-linux_x86_64 infact mgc_ams ovm-2.1.1 rnm upf_lib vco vital2.2b
examples gcc-4.7.4-linux keyring modelsim.ini ovm-2.1.2 std upf_src verilog vm_src
floatfixlib gcc-4.7.4-linux_x86_64 lib modelsim lib pa lib std_developerskit uvm-1.1c verilog_src vovl_src
```

Make sure your system has a valid Modelsim SE/QuestaSim license.

3. Ensure that the Intel Quartus Prime Pro Edition has been exported:

```
$ echo $QUARTUS_HOME
```


**Figure 3. Installation Directory Structure (Intel Quartus Prime)**

```
adm common drivers dsp_builder extlibs32 linux64 qdesigns socp_builder
bin cusp dspba eda libraries lmf readme.txt version.txt
```

4. Extract a10\_gx\_pac\_ias\_1\_0\_prq.tar.gz



Figure 4. Directory Structure



5. Create an environment variable for the extracted a10\_gx\_pac\_ias\_1\_0\_prq directory:

```
$ export DCP_LOC=<path to extracted a10_gx_pac_ias_1_0_prq directory>
```

### Related Information

[Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA](#)



## 1.3. Installing the OPAE Software

Follow these instructions to install the OPAE libraries for ASE. You can skip the steps 1 to 6 if you have already installed OPAE libraries, binaries, include, and ASE libraries as described in *Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA*.

1. `cd $DCP_LOC/sw`
2. Install shared libraries at location `/usr/lib` to link your application:

```
$ sudo yum install opae-0.13.1-1.x86_64-libs.rpm
```

3. Install the OPAE header at location `/usr/include`:

```
$ sudo yum install opae-0.13.1-1.x86_64-devel.rpm
```

4. Install the OPAE provided tools at location `/usr/bin` (for example: `fpgaconf`, `fpgainfo`). For more information regarding the tools, refer to the OPAE tools document.

```
$ sudo yum install opae-0.13.1-1.x86_64-tools.rpm
```

5. Install the ASE related shared libraries at location `/usr/lib`:

```
$ sudo yum install opae-0.13.1-1.x86_64-ase.rpm
```

6. Verify the installed libraries files.

```
$ ls /usr/lib
```

Expected result:

```
libopae-c-ase.so libopae-c.so libopae-c.so.0 ...
```

Extract the OPAE source, the ASE directory within `$OPAE_LOC` has the required files to run the simulation.

7. `$ tar xvzf opae-src-0.13.1.tar.gz`
8. `$ cd opae-0.13.1`
9. `$ export OPAE_LOC=`pwd``

### Related Information

[Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA](#)

## 1.4. Simulating the `hello_afu` AFU using the ASE (Client-Server Mode)

Client-server mode is used for interactive development and debug. Use the `setup_sim.sh` and `run_app.sh` scripts, located in `$DCP_LOC/hw/common/scripts`, to set up the simulation and run the application. You may run the application multiple times once the simulator is up and running.



1. Change directory to:

```
$ cd $DCP_LOC/hw/common/scripts
```

2. General command syntax:

```
$ sh setup_sim.sh -a <afu dir> -s <vcs|modelsim|questa> -b <opae base dir>
[-r <rtl simulation dir>] [-m <EMIF_MODEL_BASIC|EMIF_MODEL_ADVANCED>
memory model]
```


To run the simulation using Modelsim:

```
$ sh setup_sim.sh -a $DCP_LOC/hw/samples/hello_afu -s modelsim -b $OPAE_LOC
```

**Table 2. Flag Descriptions**

Flag	Description	Legal Values	Default	Required
-a	Path to AFU source	Example: \$DCP_LOC/hw/ samples/ hello_afu	-	Yes
-s	Simulator type	vcs, modelsim, questa	-	Yes
-b	\$OPAE_LOC	\$OPAE_LOC	-	Yes
-r	Optional directory to build the simulation. If specified, AFU source and ASE work directory is copied here. If not, simulation is built in \$OPAE_LOC/rtl_sim	-	\$OPAE_LOC/rtl_sim	No
-m	Local Memory Model: selects the simulation model for FPGA private memory. Supported values are EMIF_MODEL_BASIC and EMIF_MODEL_ADVANCED. EMIF_MODEL_BASIC uses a simple system-verilog array to model dual banks of DRAM. EMIF_MODEL_ADVANCED uses an advanced cycle accurate model of the EMIF memory controller. EMIF_MODEL_BASIC is recommended for faster simulations.	EMIF_MODEL_BASIC / EMIF_MODEL_ADVAN CED	EMIF_MODEL_BASIC	No





Sample output:

**Figure 5. Messages from Simulation Environment Initialization**

```
Intel FPGA Generic DDRx Memory Model
[0] [DWR=000]: Max refresh interval of 36000000 ps
Setting burst length Fixed BL8
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 0 ] - BANK [ 0 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 0 ] - BANK [ 1 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 0 ] - BANK [ 2 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 0 ] - BANK [ 3 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 1 ] - BANK [ 0 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 1 ] - BANK [ 1 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 1 ] - BANK [ 2 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 1 ] - BANK [ 3 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 2 ] - BANK [ 0 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 2 ] - BANK [ 1 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 2 ] - BANK [ 2 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 2 ] - BANK [ 3 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 3 ] - BANK [ 0 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 3 ] - BANK [ 1 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 3 ] - BANK [ 2 ]
[0] [DWR=000]: Initializing - C [ 0 ] - BG [ 3 ] - BANK [ 3 ]
MRS - 0
Setting burst length Fixed BL8
CAS LATENCY set to : 9
MRS - 1
Setting Additive CAS LATENCY to 0
MRS - 2
CAS WRITE LATENCY set to : 9
MRS - 3: not supported
16875: INFO: ase_top.ed_sim.ed_sim_reset_source_0.global_reset_n_source.reset_deassert: Reset deasserted
SIM-SV: Protocol Checker initialized
110000 SoftReset toggled from 1 to 0
110000 C0Tx AlmFull toggled from 1 to 0
110000 C1Tx AlmFull toggled from 1 to 0
SIM-C : ASE lock file .ase_ready.pid written in work directory
SIM-C : ** ATTENTION : BEFORE running the software application **
Set env(ASE_WORKDIR) in terminal where application will run (copy-and-paste) =>
$SHELL | Run:
-----
bash/zsh | export ASE_WORKDIR=/data/dunnikri/qshell/final/deliv_test/sw/opae-0.3.0/ase/work
tcsh/csh | setenv ASE_WORKDIR /data/dunnikri/qshell/final/deliv_test/sw/opae-0.3.0/ase/work
For any other $SHELL, consult your Linux administrator
SIM-C : Ready for simulation...
SIM-C : Press CTRL-C to close simulator...
```

3. Open a new terminal to run simulation of your application using the `$run_app.sh` script.
4. Set `$DCP_LOC` and `$OPAE_LOC` environment variables in new terminal.
5. Change directory to:

```
$ cd $DCP_LOC/hw/common/scripts
```

6. General command syntax::

```
$ sh run_app.sh -a <afu dir> -b <opae base dir> [-i <opae install path>] [-r <rtl simulation dir>]
```

To run the simulation using Modelsim:

```
$ sh run_app.sh -a $DCP_LOC/hw/samples/hello_afu -b $OPAE_LOC
```



Table 3. Flag Descriptions

Flag	Description	Legal Values	Default	Required
-a	Path to AFU source	Example: \$DCP_LOC/hw/ samples/ hello_afu	-	Yes
-b	\$OPAE_LOC	\$OPAE_LOC	-	Yes
-r	Optional directory to build the simulation. If specified, AFU source, log files (including waveforms), and ASE work directory are copied here. If not, simulation is built in \$OPAE_LOC/rtl_sim <i>Note:</i> If you specified -r in setup_sim.sh, you must specify -r in run_app.sh	-	\$OPAE_LOC/rtl_sim	No
-i	Optional path to OPAE installation <sup>(1)</sup> . You must specify the install path if you don't use the RPM flow. If you are using the RPM flow, the install path is not required.	<custom opae_loc directory> Example: /home/ john/opaeinstall	-	No

---

<sup>(1)</sup> If you built OPAE from the source instructed in *Building the OPAE Software* section of *Intel Acceleration Stack Quick Start Guide for* , provide the installation path. For example: /home/john/opaeinstall



Sample output:

**Figure 6. Print Statements from the hello\_afu Simulation**

```
[APP] Starting UMsg watcher ... SUCCESS
[APP] MMIO Read      : tid = 0x000, offset = 0x8
[APP] MMIO Read Resp : tid = 0x000, data = 9722d43375b61c66
[APP] MMIO Read      : tid = 0x001, offset = 0x10
[APP] MMIO Read Resp : tid = 0x001, data = 850adcc26ceb4b22
Running Test

[APP] Issuing Soft Reset...
[APP] MMIO Read      : tid = 0x002, offset = 0x0
[APP] MMIO Read Resp : tid = 0x002, data = 1000010000000000
AFU DFH REG = 1000010000000000
[APP] MMIO Read      : tid = 0x003, offset = 0x8
[APP] MMIO Read Resp : tid = 0x003, data = 9722d43375b61c66
AFU ID LO = 9722d43375b61c66
[APP] MMIO Read      : tid = 0x004, offset = 0x10
[APP] MMIO Read Resp : tid = 0x004, data = 850adcc26ceb4b22
AFU ID HI = 850adcc26ceb4b22
[APP] MMIO Read      : tid = 0x005, offset = 0x18
[APP] MMIO Read Resp : tid = 0x005, data = 0
AFU NEXT = 00000000
[APP] MMIO Read      : tid = 0x006, offset = 0x20
[APP] MMIO Read Resp : tid = 0x006, data = 0
AFU RESERVED = 00000000
[APP] MMIO Read      : tid = 0x007, offset = 0x80
[APP] MMIO Read Resp : tid = 0x007, data = 0
Reading Scratch Register (Byte Offset=00000080) = 00000000
MMIO Write to Scratch Register (Byte Offset=00000080) = 123456789abcdef
[APP] MMIO Write      : tid = 0x008, offset = 0x80, data = 0x123456789abcdef
[APP] MMIO Read      : tid = 0x009, offset = 0x80
[APP] MMIO Read Resp : tid = 0x009, data = 123456789abcdef
Reading Scratch Register (Byte Offset=00000080) = 123456789abcdef
Setting Scratch Register (Byte Offset=00000080) = 00000000
[APP] MMIO Write      : tid = 0x00a, offset = 0x80, data = 0x0
[APP] MMIO Read      : tid = 0x00b, offset = 0x80
[APP] MMIO Read Resp : tid = 0x00b, data = 0
Reading Scratch Register (Byte Offset=00000080) = 00000000
Done Running Test

[APP] Closing Watcher threads
[APP] Deallocating UMAS
[APP] Deallocating memory /umas.1076182902209867 ...SUCCESS
[APP] Deallocating MMIO map
[APP] Deallocating memory /mmio.1076182902209867 ...SUCCESS
[APP] Deinitializing simulation session
[APP] Session ended
Took 877,741,729 nsec
```

7. Type CTRL-C from the Simulation Environment Initialization terminal window to close the simulation. You can run the application multiple times while the simulator is still running.
8. You can stop the simulation using command \$ pkill ase\_simv.

### Related Information

[Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA](#)



### 1.4.1. About the Simulation Log Files

- Log files are available in the directory specified in the `-r` switch used in `setup_sim.sh`.
- To view waveform database, use:

```
$ cd <simulation work directory location>
$ make wave
```

- A listing of CCIP transactions is provided in `./work/ccip_transactions.tsv`.

## 1.5. Simulating the hello\_afu AFU using the ASE (Regression Mode)

Use the `regress.sh` script, located in `$DCP_LOC/hw/common/scripts`, to execute the simulator and the application exactly once.

- `$ cd $DCP_LOC/hw/common/scripts`
- Usage:

```
regress.sh -a <afu dir> -s <vcs|modelsim|questa> -b <opae base dir> [-i
<opae install path>] [-r <rtl simulation dir>] [-m <EMIF_MODEL_BASIC|
EMIF_MODEL_ADVANCED> memory model]
```

**Table 4. Flag Descriptions**

Flag	Description	Legal Values	Default	Required
-a	Path to AFU source	Example: \$DCP_LOC/hw/ samples/ hello_afu	-	Yes
-s	Simulator type	vcs, modelsim, questa	-	Yes
-b	\$OPAE_LOC	\$OPAE_LOC	-	Yes
-r	Optional directory to build the simulation. If specified, AFU source and ASE work directory is copied here. If not, simulation is built in <code>OPAE_LOC/rtl_sim</code>	-	<code>\$OPAE_LOC/rtl_sim</code>	No
-m	Local Memory Model: selects the simulation model for FPGA private memory. Supported values are <code>EMIF_MODEL_BASIC</code> and <code>EMIF_MODEL_ADVANCED</code> . <code>EMIF_MODEL_BASIC</code> uses a simple system-verilog array to model dual banks of DRAM. <code>EMIF_MODEL_ADVANCED</code> uses an advanced cycle accurate model of the EMIF memory controller. <code>EMIF_MODEL_BASIC</code> is recommended for faster simulations.	<code>EMIF_MODEL_BASIC</code> , <code>EMIF_MODEL_ADVANCED</code>	<code>EMIF_MODEL_BASIC</code>	No
-i	Optional path to OPAE installation <sup>(2)</sup> . You must specify the install path if you don't use the RPM flow. If you are using the RPM flow, the install path is not required.	<code>&lt;custom opae_loc directory&gt;</code> Example: <code>/home/john/opaeinstall</code>	-	No



Follow these steps from both Client-Server and Regression mode to simulate other AFUs listed below:

**Table 5. AFU Examples**

AFU	Description
nlb_mode_0	nlb_mode_0 demonstrates the memory copy test. The software application is located at \$DCP_LOC/sw/opae-<release_number>/sample/hello_fpga.c
hello_intr_afu	hello_intr_afu demonstrates the user interrupt feature in ASE.
dma_afu (only Client-Server mode)	dma_afu demonstrates a DMA Basic Building Block for host to FPGA, FPGA to host and FPGA to FPGA memory transfers. When simulating this AFU, the buffer size used for DMA transfer is intentionally kept small to keep the simulation time reasonable.

#### Related Information


- [Simulating the hello\\_afu AFU using the ASE \(Client-Server Mode\)](#) on page 7
- [Simulating the hello\\_afu AFU using the ASE \(Regression Mode\)](#) on page 12
- [Native Loopback Accelerator Functional Unit \(AFU\) User Guide](#)
- [DMA Accelerator Functional Unit \(AFU\) User Guide](#)

## 1.6. Simulating your Custom AFU

### Standard Simulation Scripts

To simulate your custom AFU, Intel recommends that you copy an existing AFU from the release package and modify it as necessary.

**Figure 7. Sample Directory Structure for Standard Simulation Scripts**




ASE automatically scans and includes RTL source files under <afu\_name>/hw/rtl during simulation.

### Custom Simulation Scripts

Custom simulation scripts can be placed under <afu\_name>/hw/sim. You need custom simulation scripts if you don't want ASE to include every RTL source file placed under <afu\_name>/hw/rtl. You may need custom simulation scripts if your AFU includes Platform Designer systems.

(2) If you built OPAE from the source instructed in *Building the OPAE Software* section of *Intel Acceleration Stack Quick Start Guide for* , provide the installation path. For example: /home/john/opaeinstall

**Figure 8. Sample Directory Structure for Custom Simulation Scripts**



Intel recommends you to follow `$OPAE_LOC/samples/dma_afu` if you want to use custom simulation scripts.

Intel recommends to run the simulation using either `setup_sim.sh`, `run_app.sh` or `regress.sh` under `$DCP_LOC/hw/common/scripts`. If your AFU uses a custom simulation script, the standard simulation script will automatically find and invoke it. The custom simulation scripts must reside at `<path to afu>/hw/sim`, if you want the standard simulation script to automatically find and invoke them.

The `sim_common.sh` under `$DCP_LOC/hw/common/scripts` provides a handy collection of bash functions for ASE setup. For more information about ASE scripts, refer to *Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) User Guide*. If the AFU consists of one or more Platform Designer systems, use the simulation scripts available under `dma_afu` as a reference.

If you choose to write custom simulation scripts instead of using the bash routines in `sim_common.sh`, you must ensure to define the following text macros for the simulation to work properly:

```
+define+INCLUDE_DDR4
+define+DDR_ADDR_WIDTH=26
```

You can add these text macros in the `ase_sources.mk` file.

```
Example (VCS):
echo "SNPS_VLOGAN_OPT+= +define+INCLUDE_DDR4 +define+DDR_ADDR_WIDTH=26" >>
ase_sources.mk

Example (Modelsim/Questa)
echo "MENT_VLOG_OPT += +define+INCLUDE_DDR4 +define+DDR_ADDR_WIDTH=26" >>
ase_sources.mk
```

For Modelsim/Questa, you must suppress the following error message codes:

- 3485
- 3584

Add the error codes to suppress `ase_sources.mk` file using the following:

```
echo "MENT_VLOG_OPT += -suppress 3485,3584" >> ase_sources.mk
echo "MENT_VSIM_OPT += -suppress 3485,3584" >> ase_sources.mk
```

**Note:**

The ASE memory model supports configurable address width for FPGA local memory. Supported address widths are 26 bits (8G) and 27 bits (16G). Default configuration is 26 bits (8G). You can customize the address width using the parameter `DDR_ADDR_WIDTH`.



For example:

- To configure the ASE memory model to 16G configuration in VCS:

```
echo "SNPS_VLOGAN_OPT +define+DDR_ADDR_WIDTH=27" >> ase_sources.mk
```

- To configure the ASE memory model to 16G configuration in Modelsim/Questa:

```
echo "MENT_VLOG_OPT += +define+DDR_ADDR_WIDTH=27" >> ase_sources.mk
```

### Related Information

[Intel Accelerator Functional Unit \(AFU\) Simulation Environment \(ASE\) User Guide](#)

## 1.7. Troubleshooting

Mitigate the following errors with the provided solution.

### Error messages:

- # [SIM] An ASE instance is probably still running in current directory !
- # [SIM] Check for PID 28816
- # [SIM] Simulation will exit... you may use a SIGKILL to kill the simulation process.
- # [SIM] Also check if .ase\_ready.pid file is removed before proceeding.

### Solution:

- Kill zombie simulation processes and temporary files left behind by failed simulation processes or crashes by issuing command `pkill ase_simv`
- Delete `.ase_ready.pid` file from the directory specified in the `-r` switch of the `sim_setup.sh` or `regress.sh` command. Default directory is `$OPAE_LOC/rtl_sim`.

## 1.8. Document Revision History for Intel Accelerator Functional Unit (AFU) Simulation Environment (ASE) Quick Start User Guide

Document Version	Intel Acceleration Stack Version	Changes
2018.04.11	1.0 Production (supported with Intel Quartus Prime Pro Edition 17.0)	<ul style="list-style-type: none"> <li>Updated the <i>System Requirements</i> section, directory structure and corresponding filenames.</li> <li>Editorial enhancements.</li> </ul>
2017.12.22	1.0 Beta (supported with Intel Quartus Prime Pro Edition 17.0)	Updated information in: <ul style="list-style-type: none"> <li><i>Installing the Software</i></li> <li><i>Simulating the hello_afu AFU using the ASE (Client-Server Mode)</i></li> <li><i>Simulating the hello_afu AFU using the ASE (Regression Mode)</i></li> <li><i>Simulating your Custom AFU</i></li> </ul>
2017.10.02	1.0 Alpha (supported with Intel Quartus Prime Pro Edition 17.0)	Added topics:
continued...		



## 1. Intel® Accelerator Functional Unit (AFU) Simulation Environment (ASE)

UG-20091 | 2018.04.11

Document Version	Intel Acceleration Stack Version	Changes
		<ul style="list-style-type: none"><li>• Simulating the <i>hello_afu</i> AFU using the ASE (Regression Mode)</li><li>• Simulating the <i>hello_intr_afu</i></li><li>• Simulating the <i>dma_afu</i></li><li>• Simulating your Custom AFU</li><li>• Troubleshooting</li></ul>