

**IDF2012**  
INTEL DEVELOPER FORUM

# Embedded Technology Continuum for Academia

**Byron Gillespie**

**Embedded Products Engineering Manager, Intel Corporation**

**Wei Oania**

**Market Development Manager, Intel Corporation**

**ACAS001**

Sponsors of Tomorrow: 

# Agenda

- Intel in Embedded
- Embedded Curriculum 2012 Programs
- Call to Action



# Intel in Embedded

# Intelligent Solutions

## Building a Continuum of Computing Experiences







# 15 Billion

## CONNECTED DEVICES

PCs, servers,  
tablets all the way  
down to tire  
pressure sensors



# 4 Billion

INTELLIGENT  
SYSTEMS

---


32 bit processing  
power including PCs,  
tablets and smart  
phones



# 1 Billion

EMBEDDED  
INTELLIGENT  
SYSTEMS

# The Evolution of INTELLIGENT DEVICES





# The Evolution of INTELLIGENT DEVICES

Greater Insights

Contextual Analysis

Data Output





Connectivity



Security




Manageability

# PERFORMANCE

# EVOLVING ARCHITECTURE

## Competencies

Big Data Analytics  
Real Time Analytics  
Operating Systems  
Sector Workloads  
Silicon




## Opportunities

Services  
Systems  
Software  
Compute  
Sensors

Analytics and Sensing Provide New Opportunity

# Delivering Everyday Experiences











# Embedded Curriculum 2012 Program

# Mission and Strategies


**Mission:** Prepare the next generation workforce with the latest embedded technology utilized by industry today.

- Strategies:
  - Partner with professors to enhance curriculum with Intel® Atom™ processor hardware and update relevant content
  - Support student contests worldwide to give students hands-on learning experience with Intel Atom processor hardware
  - Support authors as they write texts highlighting Intel Atom processor in the embedded curriculum

# Overview of Curriculum Program

Partner with leading universities to utilize the latest technology in the Embedded Courses

- Intel provides hardware and technical support to Professors to update their courses
- Professors provide their knowledge in integrating Intel Architecture into the classroom
- Professors share their curriculum as open source tools to other professors
  - Intel includes on Curriculum Exchange



# Embedded University Web Page

**Intel launched the Intel ® Embedded University Program web pages**

**<http://edc.intel.com/training/embedded-university/>**  
**One stop to learn about Intel's embedded support efforts for universities**

## ACADEMIC OFFERINGS

### Competitions >

Empowering today's students to become tomorrow's innovation leaders.



### Embedded Summit >

Interact with world renowned researchers and Intel architects.



### Research >

Merging science and technology experts together for embedded development and its applications.





### Curriculum >

Discover how Intel enhances higher-learning worldwide, creating course and lab content.



# Texts Supporting Embedded Curriculum

- **Intel: Break Away Intel® Atom™ Processors: A Guide to Architecture Migration and Study Guide**
  - Lori Matassa and Max Domeika
- **Intel and WA U: Modern Embedded Computing: Designing Connected, Pervasive, Media-Rich Systems**
  - Peter Barry and Patrick Crowley
- **UC Berkeley: Introduction to Embedded Systems: A Cyber-Physical Systems Approach**
  - Edward Lee and Sanjit Seshia
- **LeeSeshia.org**
- **\*Coming\***
- **Intel® Atom™ Processors based “Embedded System Theory and Development”**
  - Prof. Guozhi Xu, Prof. Letian Jiang and Dr. Rendong Ying from Shanghai Jiaotong University
- **India, Russia**






# University Research Office

**Mission:** To influence the strategic directions of Intel and its ecosystem through focused, long-range, interdisciplinary university research programs.

- Embedded Computing
  - Funded Research Programs
    - On-die communication fabrics
    - Biosensors for everyday life
    - Heterogeneous computing
    - Resilient computing
  - Programs in Pipeline
    - Net zero power IA platforms
    - MEMS based sensors
    - Wide area sensor network



# University Research Office

- Geo-specific Expansion Strategies:
  - Grassroots development of research program goals
    - Partner with local Intel groups, identify geo expertise
    - Explore co-funding opportunities
    - Build focused research agenda
  - Program structure & size follow from nature of goals
    - Priority given to multidisciplinary challenges
- Research Exploration with Intel Labs China
  - Networking and communication
    - Cloud radio access networks
    - Macro base stations
  - Security



# Student Contests Around the World

## China - Intel Cup Embedded System Design Contest (ESDC)


- **India – Intel India Embedded Challenge 2012**
- **Mexico – Tech de Monterrey “IMT Design Challenge”**
- **Malaysia – Innovate Malaysia: Intel Track**
- **USA - Cornell Cup USA Presented by Intel**
- **Taiwan – 2012 Embedded System Design Contest**



嵌入梦想 芯动未来

2012 英特尔杯大学生电子设计竞赛  
嵌入式系统专题邀请赛


2012 Intel Cup Undergraduate Electronic Design Contest  
- Embedded System Design Invitational Contest



2012 Milestone  
10 years  
anniversary  
Kick-off in Mar  
2012

2012 Coverage  
162 teams from  
72 universities  
of 12 countries/  
regions

2012 More  
Innovations on  
intelligent  
systems



# Accomplishments to Date

- Over 180 Universities engaged in the program WW
  - 225+ courses updated to include IA
  - 30k students enrolled annually
- Workshops providing Train the Trainer Focus
  - 225+ professors engaged
  - China, Malaysia
- Student Contests
  - Undergraduate focused
  - Focused on skill set development
  - Creating innovation and new business opportunities



**IDF2012**  
INTEL DEVELOPER FORUM


# Plan for 2012 - 2013

Go Deep: Support at universities already in the program (top schools)

- Identify new courses and new professors at existing universities
- Explore new courses with existing professors
- Consider previous course hardware refresh through proposal process



# 2012-2013 Hardware Platform




# Platform Highlights

- Intel® Atom™ Processor N2600
  - Dual Core (4 logical cores)
  - 1.6GHz
  - 3.5W TDP
- Altera\* Cyclone IV FPGA: EP4CGX150
- Standard PCI Express\* Connection between Intel Atom and FPGA
- Ready for OpenCL\* Compiler from Altera for hardware-software co-design and embedded system training
- Vendor can provide open market boards to universities directly

Altera Cyclone IV FPGA	EP4CGX150
Logic elements (LEs)	149,760
M9K memory blocks	720
Embedded memory (Kbits)	6,480
18-bit x 18-bit multipliers	360
PCIe hard IP block	1
Phase-locked loops (PLLs)	8
Transceiver I/Os	8
Maximum user I/Os	475
Maximum differential channels	216

# Top/Bottom Layout View



# Computer Science/Computer Engineering Curriculum Objectives

<b><i>Hardware/Software</i></b>	<b><i>Applications Environments</i></b>	<b><i>Hardware Interfaces</i></b>
Real Time Programming	Security and Secure Applications	System-on-a-chip (SOC) interfaces
Endian Neutral Programming	Power Aware Applications	Communications components
Multi-Core/Multi-Threading	Networking Applications	Memory Technologies
Firmware	Embedded Software Development and Debug tools	Graphics and Video
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

# Hardware Engineering Curriculum Objectives

<i><b>Hardware Development</b></i>	<i><b>Hardware/Software Partitioning</b></i>
Architecture Overview	Offload Architectures
Board/System Design	Creating Application Programming Interfaces (API)
Board/System Validation	Performance Characterization
Thermal Design and Validation	Hardware and Software Design
Hardware Debug Tools and Methodology	





# Call to Action

# SET THE COURSE

Interact with key technical leaders from ISG and Intel Labs

Collaborate and form partnerships

Be the liaison and leader

Work with us to define the Intelligent Systems Architecture

# Q&A

# Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

- A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.
- Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.
- The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.
- Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: [http://www.intel.com/products/processor\\_number](http://www.intel.com/products/processor_number).
- Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
- Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>
- Atom, Core, Core2, Xeon and other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user
- Intel, Atom, Core, Core 2, Xeon and the Intel logo are trademarks of Intel Corporation in the United States and other countries.
- \*Other names and brands may be claimed as the property of others.
- Copyright ©2012 Intel Corporation.

# Risk Factors

The above statements and any others in this document that refer to plans and expectations for the first quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Words such as “anticipates,” “expects,” “intends,” “plans,” “believes,” “seeks,” “estimates,” “may,” “will,” “should” and their variations identify forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Many factors could affect Intel’s actual results, and variances from Intel’s current expectations regarding such factors could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the company’s expectations. Demand could be different from Intel’s expectations due to factors including changes in business and economic conditions, including supply constraints and other disruptions affecting customers; customer acceptance of Intel’s and competitors’ products; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Uncertainty in global economic and financial conditions poses a risk that consumers and businesses may defer purchases in response to negative financial events, which could negatively affect product demand and other related matters. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of Intel product introductions and the demand for and market acceptance of Intel’s products; actions taken by Intel’s competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel’s response to such actions; and Intel’s ability to respond quickly to technological developments and to incorporate new features into its products. Intel is in the process of transitioning to its next generation of products on 22nm process technology, and there could be execution and timing issues associated with these changes, including products defects and errata and lower than anticipated manufacturing yields. The gross margin percentage could vary significantly from expectations based on capacity utilization; variations in inventory valuation, including variations related to the timing of qualifying products for sale; changes in revenue levels; product mix and pricing; the timing and execution of the manufacturing ramp and associated costs; start-up costs; excess or obsolete inventory; changes in unit costs; defects or disruptions in the supply of materials or resources; product manufacturing quality/yields; and impairments of long-lived assets, including manufacturing, assembly/test and intangible assets. The majority of Intel’s non-marketable equity investment portfolio balance is concentrated in companies in the flash memory market segment, and declines in this market segment or changes in management’s plans with respect to Intel’s investments in this market segment could result in significant impairment charges, impacting restructuring charges as well as gains/losses on equity investments and interest and other. Intel’s results could be affected by adverse economic, social, political and physical/infrastructure conditions in countries where Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Expenses, particularly certain marketing and compensation expenses, as well as restructuring and asset impairment charges, vary depending on the level of demand for Intel’s products and the level of revenue and profits. Intel’s results could be affected by the timing of closing of acquisitions and divestitures. Intel’s results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust and other issues, such as the litigation and regulatory matters described in Intel’s SEC reports. An unfavorable ruling could include monetary damages or an injunction prohibiting us from manufacturing or selling one or more products, precluding particular business practices, impacting Intel’s ability to design its products, or requiring other remedies such as compulsory licensing of intellectual property. A detailed discussion of these and other factors that could affect Intel’s results is included in Intel’s SEC filings, including the report on Form 10-Q for the quarter ended Oct. 1, 2011.

Rev. 1/19/12



# Backup Slides

# Computer Science/Computer Engineering Curriculum Objectives

<b><i>Hardware/Software</i></b>	<b><i>Applications Environments</i></b>	<b><i>Hardware Interfaces</i></b>
Real Time Programming	Security and Secure Applications	System-on-a-chip (SOC) interfaces
Endian Neutral Programming	Power Aware Applications	Communications components
Multi-Core/Multi-Threading	Networking Applications	Memory Technologies
Firmware	Embedded Software Development and Debug tools	Graphics and Video
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>
Real Time Programming	Security and Application	<b>Real Time Programming</b> <ul style="list-style-type: none"> <li>• Hard Real-Time, Soft Real-Time</li> <li>• Run to completion/Pre-Emption</li> <li>• Interrupt Service Routines, Priorities, Masking</li> <li>• Interrupt Latency</li> <li>• Direct Memory Access controllers</li> <li>• Real Time Clock</li> <li>• Interrupt sources                             <ul style="list-style-type: none"> <li>– PCIe Message Signal Interrupt</li> <li>– Inter-processor interrupt</li> <li>– Advanced Programmable Interrupt Controller</li> <li>– Hardware arbitration</li> </ul> </li> </ul>
Endian Neutral Programming	Power Aware	
Multi-Core/Multi-Threading	Networking	
Firmware	Embedded Development to	
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management



# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>
Real Time Programming	Security and Applications	<b>Endian Neutral Programming</b> <ul style="list-style-type: none"> <li>• Code Portability</li> <li>• Compile Time Controls</li> <li>• Run Time Controls</li> <li>• Network byte ordering</li> <li>• Data Storage and Shared Memory</li> <li>• Byte Swap Macros</li> <li>• Data Transfer</li> <li>• Data Types</li> </ul>
Endian Neutral Programming	Power Awareness	
Multi-Core/Multi-Threading	Networking	
Firmware	Embedded Development to	
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

11



# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>
Real Time Programming	Security and Applications	<b>Multi-Core/Multi-Threading</b> <ul style="list-style-type: none"> <li>• Elements of parallel programming and multi-threading                             <ul style="list-style-type: none"> <li>– Data and Task parallelism</li> <li>– Inter-process communication and thread synchronizations</li> <li>– Re-Entrant and Thread Safe Programming</li> </ul> </li> <li>• Non-Uniform Memory Architecture Programming (NUMA)</li> <li>• Programming with threading APIs</li> <li>• Threading Building Blocks OpenMP</li> <li>• Solutions to common parallel programming problems</li> <li>• Debugging and testing multi-threaded applications</li> <li>• Software development tools for multi-threading</li> </ul>
Endian Neutral Programming	Power Aware	
Multi-Core/Multi-Threading	Networking	
Firmware	Embedded Development to	
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

13





# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>
Real Time Programming	Security and Application	<b>Firmware</b> <ul style="list-style-type: none"> <li>• System initialization - Boot loaders/BIOS</li> <li>• Firmware and Driver development</li> <li>• ROM image</li> <li>• Microcode</li> <li>• Application Programming Interface (API)</li> </ul>
Endian Neutral Programming	Power Aware	
Multi-Core/Multi-Threading	Networking	
Firmware	Embedded Development to	
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

12



# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>	Virtualization
Real Time Programming		Security and Application	<ul style="list-style-type: none"> <li>• Hypervisors</li> <li>• CPU virtualization</li> <li>• Memory virtualization</li> <li>• Device emulation</li> <li>• Interrupt delivery</li> <li>• Network virtualization</li> <li>• I/O Virtualization</li> <li>• PCI-SIG I/O Virtualization (IOV)</li> <li>• Single Root IOV (SR-IOV)</li> </ul>
Endian Neutral Programming		Power Aware	
Multi-Core/Multi-Threading		Networking	
Firmware		Embedded Development to	
Virtualization		Reliability and Serviceability, Safety and Certification	Power Management

14



# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>
Real Time Programming	Security and Applications	<b>Security and Secure Applications</b> <ul style="list-style-type: none"> <li>• Internet Protocol Security (IPsec)</li> <li>• Secure Sockets Layer (SSL)</li> <li>• Security Algorithms (DES, 3DES, AES, etc.)</li> <li>• Cryptographic hash function (SHA-x, MD5, etc.)</li> <li>• Private and Public-key encryption</li> <li>• Applications <ul style="list-style-type: none"> <li>– Statefull Firewall</li> <li>– Intrusion Detection/Prevention System</li> </ul> </li> <li>• Open source implementations (OpenSSL)</li> </ul>
Endian Neutral Programming	Power Aware	
Multi-Core/Multi-Threading	Networking	
Firmware	Embedded Development to	
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

16



# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>
Real Time Programming	Security and Applications	<b>Power Aware Applications</b> <ul style="list-style-type: none"> <li>• Dynamic Power Management (DPM)</li> <li>• Profile of application over memory banks</li> <li>• Power-aware scheduling</li> <li>• Dynamic Voltage/Frequency Scaling (DVS)</li> <li>• Shutting down unused peripherals</li> <li>• System Sleep Modes</li> </ul>
Endian Neutral Programming	Power Aware	
Multi-Core/Multi-Threading	Networking	
Firmware	Embedded Development to	
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

15



# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>	Networking
Real Time Programming		Security and Applications	<ul style="list-style-type: none"> <li>• Network stack/OSI Model</li> <li>• Wireless 3G/4G technologies</li> <li>• TCP/IP Protocol</li> <li>• IPV4/IPV6</li> <li>• Bluetooth</li> <li>• Ethernet/IEEE 802.x Specifications</li> <li>• Routing protocols</li> <li>• Proxy</li> </ul>
Endian Neutral Programming		Power Aware	
Multi-Core/Multi-Threading		Networking	
Firmware		Embedded Development to	
Virtualization		Reliability and Serviceability, Safety and Certification	Power Management

17





# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>	<b>Embedded Software Development and Debug tools</b>	
Real Time Programming		Security and Application	<ul style="list-style-type: none"> <li>• Cross Development Environments</li> <li>• Assemblers/compiler/linkers</li> <li>• Debuggers</li> <li>• Software profiling tools</li> <li>• Code coverage tools</li> <li>• Open Source vs Proprietary tools</li> <li>• JTAG debug</li> <li>• Single Stepping</li> <li>• Virtual memory mapping</li> </ul>	
Endian Neutral Programming		Power Aware		
Multi-Core/Multi-Threading		Networking		
Firmware		Embedded Development to		
Virtualization		Reliability and Serviceability, Safety and Certification		Power Management

19



# CS/CE Curriculum Objectives

<b>Hardware/Software</b>		<b>Application Environment</b>
Real Time Programming	Security and Application	<b>Reliability and Serviceability</b> <ul style="list-style-type: none"> <li>• Parity or ECC protection</li> <li>• Cyclic redundancy check checksums for data</li> <li>• Lock-step to perform master-checker</li> <li>• Avoid single point of failures</li> <li>• Hot swapping of components</li> <li>• Partitioning/domaining of computer components</li> <li>• Computer clustering capability</li> <li>• Virtual machines</li> <li>• Temperature sensors</li> <li>• Failover capability</li> </ul>
Endian Neutral Programming	Power Aware	
Multi-Core/Multi-Threading	Networking	
Firmware	Embedded Development to	
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

17



# CS/CE Curriculum Objectives

## System-on-a-chip (SOC) interfaces

- Memory interfaces
- Industry standards such as USB, Ethernet, USART, SPI, SATA, I2S/I2C, CAN
- I/O Interfaces such as PCI, PCI-X, PCI-Express
- Analog interfaces including ADCs and DACs.
- Voltage regulators and power management circuits



<b>Communications Components</b>		<b>Hardware Interfaces</b>
and Secure ications		System-on-a-chip (SOC) interfaces
e Applications		Communications components
Applications		Memory Technologies
d Software t and Debug ols		Graphics and Video
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

# CS/CE Curriculum Objectives

## Communications components

- 10/100/1000 Ethernet
- 10G/40G Ethernet
- Bluetooth
- Zigbee
- WiFi
- WiMax
- Blu-Ray

## Communications components

## Hardware Interfaces

and Secure  
communications

System-on-a-chip (SOC)  
interfaces

Applications

Communications  
components

Applications

Memory Technologies

and Software  
Development and Debug  
Tools

Graphics and Video




Virtualization

Reliability and  
Serviceability, Safety and  
Certification

Power Management

# CS/CE Curriculum Objectives

Memory Technologies		Applications and Secure Applications	Hardware Interfaces
<ul style="list-style-type: none"> <li>• DRAM (DDR, DDR2, DDR3, RDRAM, SDRAM)</li> <li>• Flash</li> <li>• SATA</li> <li>• Solid State Drives (SSD)</li> <li>• SD/MMC</li> </ul>		and Secure Applications	System-on-a-chip (SOC) interfaces
		Applications	Communications components
		Applications	Memory Technologies
		and Software Development and Debug Tools	Graphics and Video
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management	



# CS/CE Curriculum Objectives

## Graphics and Video

- Embedded 2D/3D Graphics
- Video Playback, Encode, Decode
- Graphics Processing Units (GPU)
- Media Accelerators
- Media Formats (H.264, MPEG2, MPEG4)
- Audio Formats
- DVD/BlueRay
- Graphics Quality Metrics



<i>Applications</i>		<i>Hardware Interfaces</i>
and Secure ications		System-on-a-chip (SOC) interfaces
e Applications		Communications components
Applications		Memory Technologies
d Software t and Debug ols		Graphics and Video
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management

# CS/CE Curriculum Objectives

## Power Management

- C-states
- Speedstep
- Measuring Power Consumption
- Thermal design power
- Thermal considerations
- Heat Sink technology
- Cooling




Applications Environments		Hardware Interfaces
and Secure Applications		System-on-a-chip (SOC) interfaces
e Applications		Communications components
Applications		Memory Technologies
d Software t and Debug ols		Graphics and Video
Virtualization	Reliability and Serviceability, Safety and Certification	Power Management


# Hardware Curriculum Objectives

<i><b>Hardware Development</b></i>	<i><b>Hardware/Software Partitioning</b></i>
Architecture Overview	Offload Architectures
Board/System Design	Creating Application Programming Interfaces (API)
Board/System Validation	Performance Characterization
Thermal Design and Validation	Hardware and Software Design
Hardware Debug Tools and Methodology	


# Hardware Curriculum Objectives

<b><i>Hardware Development</i></b>	Architecture Overview
Architecture Overview	<ul style="list-style-type: none"><li>• Embedded system overview<ul style="list-style-type: none"><li>– Embedded HW and Devices in a system</li><li>– Design process in Embedded System</li><li>– Embedded system design based on SOC</li></ul></li><li>• IA Architecture Introduction<ul style="list-style-type: none"><li>– Memory controller</li><li>– Industry standards such as USB, Ethernet, USART, SPI, SATA, I2S/I2C, CAN, PCIe</li><li>– Voltage regulators and power management circuits</li><li>– Graphics &amp; Video functions and interfaces (HDMI, DP, eDP)</li></ul></li></ul> 
Board/System Design	
Board/System Validation	
Thermal Design and Validation	
Hardware Debug Tools and Methodology	

# Hardware Curriculum Objectives


<i>Hardware Development</i>	Board/System Design
Architecture Overview	<ul style="list-style-type: none"><li>• Low power and power aware design</li><li>• Dynamic Power Management (DPM)</li><li>• Profile of application over memory banks</li><li>• Power-aware scheduling</li><li>• Dynamic Voltage/Frequency scaling (DVS)</li><li>• Shutting down unused peripherals</li><li>• System Sleep Modes</li><li>• Design documentation</li><li>• Schematic CaptureTools</li></ul> 
Board/System Design	
Board/System Validation	
Thermal Design and Validation	
Hardware Debug Tools and Methodology	

# Hardware Curriculum Objectives

<i>Hardware Development</i>	Board/System Validation
Architecture Overview	<ul style="list-style-type: none"><li>• Board Design<ul style="list-style-type: none"><li>– Board design flow and rules</li><li>– Layout</li><li>– Debug tools</li></ul></li><li>• Board Validation<ul style="list-style-type: none"><li>– Validation flow</li><li>– Basic function</li><li>– Power deliver</li><li>– Single integrity</li><li>– Thermal</li><li>– Compatibility</li><li>– System level: vibration/shock</li></ul></li></ul> 
Board/System Design	
Board/System Validation	
Thermal Design and Validation	
Hardware Debug Tools and Methodology	




# Hardware Curriculum Objectives


<i>Hardware Development</i>	Thermal Design and Validation	
Architecture Overview	<ul style="list-style-type: none"><li>• Thermal Modeling<ul style="list-style-type: none"><li>– Power Estimation/Modeling</li><li>– Performance Estimation/Modeling</li><li>– Reliability Estimation/Modeling</li></ul></li><li>• Primary/Secondary heat flow path</li><li>• Interconnect thermal characteristics</li><li>• I/O Pads to PCB thermal characteristics</li><li>• Airflow</li><li>• Component Placement</li><li>• Thermal Interface Material</li><li>• Thermal Validation techniques</li></ul> 	
Board/System Design		
Board/System Validation		
Thermal Design and Validation		
Hardware Debug Tools and Methodology		



# Hardware Curriculum Objectives

<b><i>Hardware Development</i></b>	<b>Hardware Debug Tools and Methodology</b> <ul style="list-style-type: none"><li>• Joint Test and Access Group (JTAG) IEEE Std. 1149.1-1990</li><li>• Design in technologies<ul style="list-style-type: none"><li>– Boundary Scan</li><li>– TAP Controller Interface</li><li>– XOR Chain</li><li>– Voltage and Ground Rail Testing</li></ul></li><li>• Test equipment: Logic analyzers, Oscilloscopes</li></ul> 
Architecture Overview	
Board/System Design	
Board/System Validation	
Thermal Design and Validation	
Hardware Debug Tools and Methodology	

# Hardware Curriculum Objectives

Offload Architectures		<b><i>Hardware/Software Partitioning</i></b>
<ul style="list-style-type: none"><li>• Defining Micro-Architecture boundaries<ul style="list-style-type: none"><li>– Software Algorithm Analysis to determine offload algorithms</li><li>– Hardware implementation and interface</li></ul></li><li>• Offload to Internal systems vs External systems</li><li>• Offload device dependencies<ul style="list-style-type: none"><li>– Interconnect queue structures</li><li>– Bridging from interconnect to device internal structure</li></ul></li></ul>		Offload Architectures
		Creating Application Programming Interfaces (API)
		Performance Characterization
		Hardware and Software Design
		
	Hardware Debug Tools and Methodology	

# Hardware Curriculum Objectives

## Creating Application Programming Interfaces (API)

- Creating API interface definitions
- Modeling software CPU to API interaction
- Hardware definition to support APIs
- Offload programming techniques
- System performance characteristics

## ***Hardware/Software Partitioning***

Offload Architectures

Creating Application Programming Interfaces (API)

Performance Characterization

Hardware and Software Design




Hardware Debug Tools and Methodology

# Hardware Curriculum Objectives

Performance Characterization	<b>Hardware/Software Partitioning</b>	
	Offload Architectures	
	Creating Application Programming Interfaces (API)	
	Performance Characterization	
	Hardware and Software Design	
Hardware Debug Tools and Methodology		



# Hardware Curriculum Objectives

<b>Hardware Software Design</b> <ul style="list-style-type: none"> <li>• Hardware/Software Partitioning <ul style="list-style-type: none"> <li>– CPU interaction w/ offload device</li> <li>– Offload device requirements</li> <li>– CPU Interrupt vs Polling to offload device</li> <li>– API development</li> </ul> </li> <li>• Hardware/Software Estimation <ul style="list-style-type: none"> <li>– Software algorithm analysis</li> <li>– CPU Hardware advantages (caching, prefetching)</li> </ul> </li> <li>• Hardware/Software Simulation <ul style="list-style-type: none"> <li>– Simulation/Modeling techniques</li> </ul> </li> <li>• Hardware/Software Prototyping <ul style="list-style-type: none"> <li>– FPGA prototyping</li> </ul> </li> </ul>	<b><i>Hardware/Software Partitioning</i></b>
	Offload Architectures
	Creating Application Programming Interfaces (API)
	Performance Characterization
	Hardware and Software Design
 <b>Hardware Debug Tools and Methodology</b>	